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In the fabrication of active-matrix liquid crystal display (AM-LCD) and active-
matrix organic light-emitting diode (AM-OLED), the amorphous silicon thin-film 
transistor (a-Si:H TFT) technology forms the backbone of the driving electronics for the 
large-size displays.  Transistors for such application need to have high electrical 
performance and stability, as well as a high production output.  In this dissertation we 
present an advanced multi-layer amorphous silicon thin-film transistor structure with a 
tailored channel region for the flat-panel display application.  This specially tailored 
channel allows the rapid deposition of the TFT’s gate insulator and active material 
without significantly altering its electrical performance and characteristics.  We first 
investigate the nominal film geometry that maximizes the production throughput of the 
transistor.  We fabricate transistors with the conventional structure, and they show a 
field-effect mobility of 0.95 cm2 V-1 s-1, threshold voltage of 1.18 V, and subthreshold 
swing of 0.46 V/dec.  We are able to produce multi-layer a-Si:H TFTs that show a field-
effect mobility of 0.93 cm2 V-1 s-1, threshold voltage of 1.07 V, and subthreshold swing 
of 0.51 V/dec.  However, our proposed TFT structure has a 40% shorter deposition time, 
which provides it with a competitive edge due to its higher throughput. 
In order to further improve the applicability of our a-Si:H TFTs, we present a 
novel, recess contact TFT aimed to reduce the off-current level.  We are able to produce 
TFTs with an off-current level below 10-14 A.  Compared to a conventional TFT, this low 
 xvi
off-current TFT has a comparable electrical performance in the on-regime of operation, 
but approximately one order of magnitude lower off-current.   
Finally, we tested the electrical stability of the multi-layer a-Si:H TFTs with the tailored 
channel.  This transistor has similar threshold voltage shift as the conventional transistors, 
even though the gate insulator is deposited at a high rate.  Under 10,000 s of constant 
current bias (5.5 µA) at an elevated temperature (353 K), our TFT (W/L=24/6) has a 







1.1. Background and Motivation 
In 1963, Richard Williams of the RCA David Sarnoff Research Center published 
the first observed electro-optic effect in liquid crystal [1, 2].  At the time RCA decided to 
commercialize liquid crystal displays (LCD) in mid-1960, capacitors and semiconductor 
diodes evaporated on glass were used for the addressing of each pixel.  This addressing 
scheme, now known as the passive matrix, suffers various limitations from small display 
size to low frame rate.  The introduction of the active-matrix addressing scheme in the 
mid-1970s realizes the possibility of making higher quality LCD’s [3].  For the displays 
utilizing the active-matrix technology, each pixel contains independent semiconductor-
based logic switching, and even memory elements.  Consequently, there was a pressing 
need for a semiconductor material that can be deposited on the substrates used for the 
fabrication of LCD’s.  A very promising candidate appeared 10 yrs after the discovery of 
the liquid crystal, when Malhotra and Neudeck demonstrated the field effect conductance 
change in an evaporated amorphous silicon film [4].  This structure is the predecessor of 
the modern-day amorphous silicon thin-film transistor (a-Si:H TFT).  In the early 1980’s, 
researchers began to recognize the possibility of using a-Si:H TFT for the pixel electrode 
circuit of an active-matrix liquid crystal display (AM-LCD) [5-7].  Currently, the 
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amorphous silicon, together with the low-temperature polycrystalline silicon (LTPS) and 
cadmium selenide (CdSe) TFT technologies, form the backbone of the driving electronic 
in the TFT LCD industry.  LTPS and CdSe technologies, despite having relatively high 
electrical performance, require extensive research to overcome uniformity and yield –
related issues.  The a-Si:H technology is leading the market due to its fabrication 
flexibility, low cost, and readiness to be used for large size displays.  Today the entire 
TFT LCD industry amounts to an $83 billion business, selling more than 400 million 
units of displays around the world every year [8].  Along with the recent emergence of 
the active matrix organic light emitting displays (AM-OLED), it is more important than 
ever for the realization of high performance a-Si:H TFTs. 
The first a-Si:H TFT was fabricated by depositing aluminum source and drain, 
and electron-beam evaporated a-Si:H on top of heavily doped oxidized silicon wafers.  
Both hole and electron transports could be observed between the source and drain 
terminals.  In 1977 and 1978, Fritzsche and Deneuville separately began using PECVD as 
a tool to deposit amorphous silicon film to be used for field-effect transistor, [9] and 
bipolar junction transistor [10], respectively.  The operation and theory of a-Si:H TFT 
was confirmed and further analyzed by Matsumura and Nara [11], when they explicitly 
indicate both p and n channel conductions of the device.  However, in both cases the 
apparent mobility is quite low and a large voltage is required to turn on the transistor.  
Hayama and Matsumura deposited an n+ a-Si:H layer between the a-Si:H and the metal, 
and this causes a great increase in on-and-off-current ratio due to the reduction of the 
TFT contact resistance [6].  Powell et al used silicon nitride as the gate insulator, and 
achieved a very low threshold voltage and subthreshold swing because of improvement in 
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the interface quality and the a-Si:H DOS [12].  Even though Le Comber et al. had already 
suggested the use of a-SiNX:H as the gate insulator [13], Powell’s TFT showed great 
electrical performance, and the era for a-Si:H TFT began.  Over the course of a decade, 
from the characterization of material by Walley, Brodsky, and LeComber to the 
emergence of the modern structure, a-Si:H TFT has since become the dominant 
technology in displays and sensors, with researchers all over the world seeking new ways 
to optimize its performance and broaden its application. 
In order for the a-Si:H TFT technology to continue its current dominance in the 
AM-LCD industry, several of its drawbacks must be addressed as they can limit its 
potential applicability for large size displays.  First of all, the a-Si:H TFT has a lower 
electrical performance than, say poly-silicon TFT, because the amorphous silicon film 
has smaller crystalline grain sizes.  The distortion of the ideal tetrahedral silicon-to-
silicon bond leads to the creation of the band-tail states along the conduction and valence 
band edges, while the unsatisfied dangling silicon bonds produce the deep-gap states 
[14].  Both types of states degrade the transistor’s electrical performance, which in turn 
limits the sizes of both AM-LCDs and AM-OLEDs that use the a-Si:H TFT as the driving 
electronic [15, 16].  Secondly, the a-Si:H TFT can have a high leakage current, in part 
originating from its fabrication process.  This deleterious effect can lead to AM-LCD 
luminance change during the driving stage of its pixel electrode circuit, due to the 
discharging of the storage capacitor through the channel of the switching transistor.  
Lastly, it is desirable to deposit the amorphous silicon films at a high deposition rate to 
increase the overall manufacturing throughput of the display, which in turn lowers its 
production cost.  However, increasing the deposition rate of the a-Si:H film increases the 
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densities of both band-tail and deep-gap states.  It is well-known that a-Si:H films with 
high band-tail states produces TFTs with low field-effect mobility [14], and this means 
that there exists a trade-off between throughput and performance.  Typically, TFTs with 
higher electrical performance suffer even more performance degradation with increase in 
deposition rate.  This phenomenon poses a challenge for engineers who want to maximize 
their displays’ production throughput without compromising the integrity of the a-Si:H 
TFT’s electrical performance. 
At the time of this dissertation, there are numerous reports of high performance a-
Si:H TFT’s deposited at high deposition rates.  Methods of a-Si:H film deposition include 
high frequency (HF), 13.6 MHz, plasma enhanced chemical vapor deposition (PECVD) 
[17], very high frequency (VHF), typically above 40 MHz, PECVD [18-20], catalytic 
CVD (Cat-CVD) [21, 22], and electron cyclotron resonance CVD (ECR-CVD) [23, 24].  
However, only high and very high frequency PECVD systems are used for the production 
of the FPD panels.  Although other deposition systems are capable of producing a-Si:H 
TFTs with high mobility values at high deposition rates, it is difficult for these tools to 
deposit a-Si:H over a large area.  VHF PECVD systems can deposit a-Si:H over a large 
area, but require expensive setup to combat non-uniform deposition thickness and power 
loss problems caused by the standing evanescent wave at the surface of the capacitor 
electrodes [25].  Table 1-1 summarizes the benefits and limitations of some of the 





Table 1-1: Summary of common CVD systems used for the deposition of electronic 
grade amorphous silicon films. 
 Field-Effect 
Mobility  













HF PECVD [17] 1.45 1.9 50 Yes Good 
VHF PECVD [18] 1.1 1.1 60 Possible Average 
Cat-CVD [21] 0.85 4.6 114 Possible Good 
ECR-CVD [24] 15.3 3.7 120 No Poor 
PECVD in this study 0.93 1.1 102* Yes Good 
* effective deposition rate 
 
The mission of this dissertation is to design and fabricate a commercially viable 
amorphous silicon transistor structure for the future flat-panel display industry.  To 
achieve this, we propose a novel amorphous silicon thin-film transistor multi-layer 
structure with a specially tailored channel region to achieve the optimum electrical 
performance and stability, while maintaining a short overall deposition time.  This 
structure can be used for the commercial fabrication of large-size FPDs due to its high 
mobility and high potential production throughput.  Next, we formulate a meticulously 
tuned fabrication procedure that maximizes our transistor’s electrical performance.  This 
process is fully compatible with the commercial fabrication of FPDs.  Additionally, we 
present a novel etching method that reduces our transistor’s leakage current.   
 
1.2. Organization of Dissertation 
In chapter 2, we provide the detailed fabrication steps and characterization 
methods used to produce and analyze the proposed multi-layer amorphous silicon thin-
film transistor with the tailored channel.  This chapter includes the background 
information regarding semiconductor processing, description of the fabrication tools and 
 6 
processes, setup of the analytical systems, and engineering controls and testing 
techniques used during the fabrication of the proposed a-Si:H TFT.  Chapter 3 describes 
the geometric effect of the tailored channel on the electrical performance of the proposed 
transistor, and evaluates the trade-off between the film deposition time and the 
transistor’s electrical performance.  We successfully fabricated a-Si:H TFTs with the 
tailored channel, in a PECVD system used for the commercial manufacturing of FPDs, 
that exhibit field-effect mobility (µEFF) of 0.93 cm2 V-1 s-1, threshold voltage (VT) of 1V, 
and subthreshold swing of 0.51 V/dec.   
In the following chapter, we present the effect of back channel etch (BCE) on the 
electrical properties of our a-Si:H TFT.  We show the minimum thickness for the total 
amorphous silicon film deposited is ~1600 Å, and that HBr+Cl2 is a promising dry 
etchant for the back channel etch process.  Chapter 5 demonstrates a novel transistor 
structure with recessed source/drain contact electrodes that is specially designed to 
reduce the TFT’s off-current.  The recessed contact TFTs has off-current values of 5x10-
15 and 1x10-11 A in the linear and saturation regions of operation, respectively, and shows 
no current crowding phenomenon.  In chapter 6 we present the thermal and electrical 
performance and stability of the proposed a-Si:H TFT to demonstrate their applicability 
as the driving electronic for FPDs.  Lastly, chapter 7 summarizes the work done in this 
dissertation and our recommendation for future research in the field of amorphous silicon 
thin-film transistors for display and other applications.
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Fabrication and Characterization 
 
2.1. Thin-Film Etching 
2.1.1 Mechanism and Terminology 
In modern day semiconductor processing, etching has become one of the most 
important steps in maintaining the quality of the products.  Precise etching control, 
including etching profile, rate, and selectivity, allows engineers and scientists to fabricate 
devices with high accuracy, reproducibility, and uniformity.  We will assess various 
etching methodologies used today in the processing of hydrogenated amorphous silicon 
thin-film transistors.  Traditionally 
etching is divided into wet etching and 
dry etching.  Wet etching comprises of 
using solution as the primary etchant 
in the removing metal, semiconductor, 
and insulator films.  On the contrary 
dry etching involves using a plasma to 
remove the desired films.  Etching 
consists of three main steps: transport 
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Mask Mass Transport of the 





Figure 2-1: Schematic of the etching 
process. 
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of etchant to the surface of the film to be etched, physical interaction and/or chemical 
reaction between the etchant and the film, and transport of the etching products away 
from the surface (figure 2-1). 
The products of the etching process are generally in the gas or liquid phase to 
allow the completion of the last step of etching, namely the removal of the products.  
Masks are commonly used to define device structures, and typically, they should either 
be highly resistant to the etchant, or sacrificial layers that will not be included upon the 
completion of the device being fabricated.  There are numerous criteria used to control 
and judge the quality and outcome of an etching process: etch directionality, etch rate, 
etch uniformity, etch selectivity, undercut, and repeatability.   
 
Etch depth (dETCH) – Amount of film removed during etching (dETCH). 
 
 
Etch rate (RETCH) – Amount of specific film etched by an etchant in a given time, 
typically measured in nm/min or Ǻ/min. 
 
Etch directionality – Measure of the relative etch rates in different directions.  A special 








Figure 2-2: Schematic describing etching depth.  
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Etch uniformity (U) – Percent of variation in etching depths across the entire wafer, 












Etch selectivity (S) – Ratio of the etch rate of one film to the etch rate of another film for 
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Figure 2-3: Schematic describing etching uniformity. 
 13 
Undercut – Lateral etching of the target film underneath the etch mask. 
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Figure 2-5: Schematic describing undercut during etching. 
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Anisotropic etch – Etching of the film in different directions at different etch rates. 
 
 
Under-etch – Etching step which the actual etching depth is smaller than the target 
etching depth. 
 
Over-etch – Etching step which the actual etching depth is larger than the target etching 





























Figure 2-10: Schematic describing an over-etched film. 
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Loading – Decrease in etch rate caused the depletion of etchant.  This is caused by 
excess amount of particles from the film reacting with the etchant; the extensive reaction 
causes the concentration of the etchant to drop, leading to a decrease in the etch rate. 
 
2.1.2 Wet Etch 
Wet etching, as the name suggests, uses liquid phase etchant to remove the target 
films.  As the device substrate is submerged into the etchant, reactants in the solution 
diffuse across the stagnant layer near the surface of the film to reach the film surface.  
Next, chemical reaction between the reactants and the film particles take place.  Lastly 
soluble products diffuse across the stagnant layer back into the bulk of the liquid to 
complete the etching process.  Physical interaction, such as sandblasting, is not a 
significant component of the wet etching process.  Typically a deionized water rinse 
immediately follows the chemical wet etch to stop further etching of the film by 
removing any solution left on the surface of the substrate.  The wet etching process is 
highly sensitive to the etchant temperature, reactant concentration, and sometimes 
humidity.  Since the reactant concentration near the surface decreases during the etching 
process as the product concentration increases, it is a common practice to stir the 
substrate during the wet etch to allow a more uniform distribution of reactant throughout 
the solution, resulting in a more consistent etch rate across the substrate during the etch.  
Another purpose for the stirring is to remove air bubbles that can form during the wet 
etch.  Since the by-product of the etching process can be gaseous and liquid, air bubbles 
may be trapped on the surface of the substrate, especially in a viscous etchant.  A trapped 
air bubble forms a “soft” etching mask that prevents the film underneath it to be in 
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contact with the liquid etchant, thus producing a non-uniform etching of the film across 
the entire substrate.   
In the fabrication of our a-Si:H TFT, the chromium gate, hydrogenated 
amorphous silicon nitride encapsulation, and molybdenum source/drain contacts are 
etched by the following solutions: CR-14 Chromium Etchant (C2H4O2 and 
Ce{NH4}2{NO3}6), buffered hydrofluoric acid (HF, NH4F, and H2O), and Aluminum 
Etch Type A (H3PO4, HNO3, and C2H4O2), respectively.  In a few experiments, the a-
Si:H and n+ a-Si:H are removed using potassium hydroxide (KOH). 
 
Chromium Wet Etch 
The reactions of the chromium etch, is shown below [1]:      
3Ce(IV)(NH4)2(NO3)6(AQ) + Cr → Cr(III)(NO3)3(AQ) + 3Ce(III)(NH4)2(NO3)5(AQ). (2-1) 
Chromium etching of the gate can be quite unpredictable as the etch rate fluctuates with 
changes in temperature, humidity, and/or concentration of the etchant.  Therefore we 
used test wafers before, during, and after the etching of the device wafers.  Test wafers 
for this step were glass wafers with a sputtered chromium layer of identical thickness as 
the gate metal layer.  Since the color of chromium is metallic gray, sputtering chromium 
on glass turns the wafer from transparent to opaque.  During the etching of chromium-on-
glass wafers in CR-14, the glass testing wafers turned from opaque to transparent, then 
opaque again, and finally transparent.  This transition to the second transparent phase 
indicated a complete removal of the chromium layer.  We believed that the after the first 
transition, there was still a thin layer of chromium or chromium oxide, which could short 
the gate level patterns if remained on the surface.  Upon the completion of the etching, 
test wafers were removed from the clean room for resistivity testing.  Every gate level 
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etching required monitoring the etch rate on the test wafers before and after the etching of 
the device plates for quality control.   
 
Silicon Nitride Wet Etch 
The wet etching of a-SiNX:H in buffered hydrofluoric acid has the following 
chemical reaction: 
 Si3N4 + 12HF → 3SiF4 + 4NH3.      (2-2) 
The silicon nitride in the equation is deposited at high temperature (i.e. via LPCVD 
process), therefore the ratio between silicon and nitrogen (3:4) is well defined.  For the 
low temperature PECVD nitride we used in our experiment, the reaction is similar, but 
the Si/N ratio may vary.  During the BHF etch of the amorphous silicon nitride, the 
ammonium fluoride maintains 
the HF concentration, thus the 
pH of the solution.  This 
buffering mechanism keeps the 
BHF etch rate constant, at about 
500Ǻ/min at room temperature.  
Figure 2-20 shows the BHF 
etching rate test performed on G1 
and G2.  
 
Amorphous Silicon Wet Etch 
Selective KOH etching of silicon has the following reaction [2]: 
Figure 2-11: Etching rate characterization 
plots for G1 and G2 silicon nitride. 



































 Si + 2KOH + H2O → K2SiO3 + 2H2      (2-3) 
At 353 K and 50 weight percent versus deionized water, the etch rate reaches above 1 
µm/min [3].  Moreover, this process is highly sensitive to temperature, and the etch rate 
varies up to 10 %/K.  In order to have better control of the etch rate, we lowered the 
etching temperature down to 323 K and the concentration down to 10 weight percent in 
deionized water.  The etch rate using such formula is approximately 1200 Ǻ/min.  More 
details regarding silicon wet etch will be discussed in chapter 4.  
 
2.1.3 Dry Etch 
Dry etching, typically done in a plasma chamber, consists of two distinct 
mechanisms that occur simultaneously during the actual etching process: chemical and 
physical etchings.  The chemical etching begins by breaking the molecules of the etchant 
gas into subspecies and free radicals via ionization.  Typically, for a plasma generated by 
a specific precursor gas combination, there will be a variety of ions and particles present 
in the reactive ion etcher at the same time; the particle that is primarily participating in 
the etching process, however, is the free radical.  The highly reactive free radicals 
chemically bond with the atoms in the layer to be etched, resulting in the formation of 
gaseous etching products.  Table 2-1 lists some of the common precursor gases used in 
the etching of silicon, poly-silicon, and amorphous silicon.  Since in chemical etching, 
the process is reaction-based, typically the selectivity is very high; the cost of this 
advantage is that lateral etching increases.  As a result, the anisotropy decreases and we 
begin to observe undercut beneath the mask.  To mitigate this phenomenon, the physical 
component of the dry etch is included.  Contrary to the chemical etching by the free 
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radicals, physical etching begins with accelerating the ionized species in the plasma 
toward the substrate layer to be etched.  Particles on the surface of the target film begin to 
depart upon impact of the collision.  This sandblasting process produces side-wall 
deposition of non-volatile etching products, which inhibits the lateral etching by the 
reactive particles in the plasma.  Effectively, physical etching constantly deposits 
sacrificial masking layers, which can be oxide-like or polymer-like, onto the side-walls 
during the dry etching process.  Another effect of ion bombardment is that it “knocks 
lose” the atoms on the film’s surface, making the chemical reaction occur more easily for 
the free radicals and the film; this lowers the activation energy of the chemical reaction 
between the etchant and the material of the target film. 
 
 
Table 2-1: Common RIE etching recipe used for silicon transistor process. 








5. Cl2:O2 (50:8) 
6. HBr 
7. HBr:O2 (50:8) 
8. HCl:O2 (50:8) 
9. CF4:CHF3:Ar:CO (20:30:300:150) 
10. CF4:CHF3:Ar:C4F8 
1. Castan et al. [4] 
2. Yunkin et al. [5] 
3. Wells et al. and Syau 
et al. [6, 7] 
4. Arora et al. [8] 
5. Desvoivres et al. [9] 
6. Nakamura et al. [10] 
7. Wahlbrink et al. [11] 
8. Wahlbrink et al. 
9. Komeda et al. [12] 
10. Komeda et al. 
a-Si:H 1. SiCl4+Ar/CF4/O2 
2. HBr+Cl2+He+O2 
1. Kuo et al. [13] 
2. Yost et al.[14] 
n+ a-Si:H 1. CF3Cl 
2. CF2Cl2 
1. Kuo et al. [15] 




SF6 Etching of Silicon 
For SF6 etching of amorphous silicon, the primary reaction is [6-8] 
 Si + 2SF6 → SiF4 + 2SF4.       (2-4) 
The fluorine radicals come from the dissociation of the SF6 molecules.  Free radicals are 
highly reactive, and bond with the silicon atoms; both products in this reaction are 
volatile, and get pumped out of the plasma chamber quickly via the pump.  During the 
plasma etch of silicon, superficial SiO2 can also be removed by the fluoride radicals to 
form oxyhalides [16].  This avoids the need to perform native oxide removal prior to the 
island etch process as SF6 etches both silicon dioxide as well as silicon.  SF6 dry etching 
is highly reaction based, which means that the lateral etch can occur.  We use the SF6 
based chemistry to perform the island etch due to its high etch rate (figure 2-12). Since in 
our experiment a photo-resist layer was used as the mask, polymer residues may be left 
on the substrate after the etching.  An oxygen plasma treatment, commonly known as an 




























Figure 2-12: SF6 etching rate 
characterization plots. 


























Figure 2-13: HBr etching rate 
characterization plots. 
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HBr Etching of Silicon 
Similarly, the etching of amorphous silicon using HBr has the following reaction 
[17]: 
 Si + 4HBr → SiBr4 + 2H2.       (2-5) 
The atomic bromine comes from the dissociation of the HBr molecule.  HBr dry etching 
has a more than 200:1 selectivity between silicon and oxide [18].  In this case native 
oxide can impede the etching of the amorphous silicon, even if an HF dip is performed 
right before the dry etch.  A breakthrough etch using Cl2 is necessary to remove the 
native oxide, and expose the amorphous silicon layer for the main HBr etching.  
Throughout the dry etching process, some non-volatile by-product may be deposited on 
the side-wall, or the surface of the film to be etched.  To prevent any micro-masking by 
the by-product, we include Cl2 in our HBr etching recipe (with a 1-to-1 ratio) to 
constantly remove the by-product.  This addition also increases the overall etch rate of 
the amorphous silicon.  Our HBr recipe etches amorphous silicon at 400 Ǻ/min and n+ 
amorphous silicon at 680 Ǻ/min (figure 2-13). 
In general, wet etching tends to show higher etching rate because of the higher 
concentration of etchant.  It does not expose semiconductor films to plasma, which have 
been reported to degrade the electrical properties of the transistors.  However, the 
downside to wet etching is its lack of anisotropy, or the direction of etching.  A few 
solution-based etching, such as KOH used on silicon, does provide some directionality as 
KOH etches different planes of silicon at different etch rates.  But in general it is difficult 
to control the anisotropy of the wet etch process.  Dry etching on the other hand, provides 
much improved anisotropy due to the side-wall inhibitor deposition and the ion 
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bombardment.  In terms of selectivity, both wet and dry etchings have benefits and 
shortcomings.  Many wet etchants used in semiconductor processing are acid-based.  
While these etchants can have very high selectivity among the insulator and 
semiconductor films, they will, to some degree, attack the metallic films that are 
ubiquitous in the fabrication of thin-film transistors.  An example is, HF, which is 
commonly used to etch SiO2, has a very high selectivity over silicon.  However, HF also 
etches titanium (Ti), which is commonly used as the contact or inter-connect metal.  Dry 
etchants, on the other hand, often etch insulator and semiconductor films at comparable 
rates, but rarely can etch metal effectively.  It is thus important to take all these factors 
into consideration during the fabrication of a-Si:H TFT. 
 
2.1.4 Dry and Wet Etching Non-Idealities 
Under-etch 
Under-etch occurs when the actual etching depth is smaller than the target etching 
depth.  This leaves a layer of the target film on the surface, even though it is supposed to 
be removed entirely.  Under-etch poses a very serious problem during the definition of 
the gate, n+ a-Si:H, and source/drain.  Intuitively, it is obvious that the under-etching of 
any one of these layers leads to undesirable shorts in the amorphous silicon TFT.  In the 
case of the chromium gate etch, residual chromium left on the substrate effectively shorts 
all the gates on the substrates together.  An adverse outcome of under-etching the gate is 
that the transistors’ gate level leakage is going to increase significantly.  For the n+ a-
Si:H layer, under-etching can lead to larger TFT off-current in both linear and saturation 
regimes of operation.  Lastly, there is the catastrophic effect of the under-etching the 
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molybdenum source/drain contact.  Any under-etching of the Mo layer leads to the 
shorting of the contacts together.  A thin layer of Mo acts as a mask for the subsequent 
back channel etch process, which means that during the BCE, the etchant may not 
remove the n+ a-Si:H at all.  This is especially true when we use KOH etching for the 
BCE of the a-Si:H TFT, because KOH does not etch molybdenum aggressively. 
 
Over-etch 
Contrary to an under-etch, an over-etch happens when the actual etching depth is 
larger than the target etching depth.  Slight over-etch of the gate, source and drain, or the 
back channel will decrease gate and contact overlap because the undercut begins to 
diminish the area of the metal pads.  One possible effect of this type of undercut is the 









Undercut with no Over-etch 
Mask 
Thickness 
Figure 2-14: Schematic of extra undercut caused by excess over-etch. 
 24 
decrease as more drain voltage is dropped across the contact.  A severe case of contact 
resistance degradation caused by large undercut is that the source and drain contacts no 
longer behave as ohmic contacts.  When this happens, the source and drain terminals 
become schottky contacts.  Another over-etch problem that is exclusive to the back 
channel etch process is the degradation of the device characteristics.  When performing 
the back channel etch, it is imperative to control the etching depth of the n+ a-Si:H and a-
Si:H layers to prevent over-etch.  The effect of over-etching of the a-Si:H film will be 
discussed in chapter 4. 
 
Mask Erosion 
In some cases the etchant attacks the mask used to define the features.  If the 
etchant is not perfectly anisotropic, then it will etch laterally into the mask.  An example 
of this is the oxygen plasma ashing the photo-resist mask during an RIE process.  Mask 
erosion distorts the features of the device.  It may produce tapered profile and/or 
excessive undercut.  Mask erosion often takes place during dry etch, where the etching 
selectivity between the film and the mask tends to be lower than wet etching.  If the 
plasma etching includes oxygen as one of the precursor gases, there certainly will be 
some photo-resist mask erosion.  The effect of mask erosion on the film is similar to 
over-etching, where there is an increase in the undercut.  In our process, both gate and 
source/drain processes use acid based solutions to etch the respective profiles.  Since acid  
can attack photoresist, unwanted lateral etching of the metallic contacts can occur as a 
result of mask erosion.  This may decrease the gate and source/drain overlap area, which 




2.1.5 Etch Process Control 
Even with carefully characterized etch rate, there are many factors that can lead to 
non-ideal etching of the device film.  As mentioned before, such non-ideality can degrade 
device performance, or lead to device failure.  To prevent such mishap from happening, 
we use additional ways to detect, mitigate, or even resolve the problems. 
 
End Point Detection - RIE 
Some modern reactive ion etchers are equipped with end point detection systems.  
Such systems detect film color change due to the thickness change, or the product gas 
concentration.  Film color changes with thickness because of interference effect; the 
detail is discussed in many books regarding semiconductor processing such as Silicon 
Film  
thickness 
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Anisotropic etch with 
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Figure 2-15: Schematic of extra undercut caused by mask erosion. 
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VLSI Technology by Plummer, Deal, and Griffin, and will not be reiterated here [19].  
The second type of end point detection detects the concentration of product gas 
originated from the reaction between the etchant and the film.  This technology relies on 
the difference in plasma etching chemistry between the film to be etched and the 
underlying film.  Optical detectors measure the concentration of the etchant product 
releasing from the surface of the film during the plasma etch.  Once the film is etched 
through, the etchant begins to react with the exposed underlying film, and the etching 
products change.  This change in gaseous product is detected by optical detectors, and 
alerts users.  End point detection is very useful during the island etch, because the films 
we try to etch are a-Si:H and n+ a-Si:H, and the underlying film is a-SiNX:H.  We 
observe a drastic change in output gas concentrations when we etch through the two 




The most common method to avoid problems caused by the under-etching of the 
film is over-etching.  Typically we perform 5-10 % over-etch to ensure etching through 
of the film, except for the back channel etch.  This over-etch reduces the possibility of 
under-etching caused by the loading effect, or other unexpected variations that occur 
before and during the etching process.  During the gate and source/drain metallization, 




Use of Test Wafers 
On top of all the quality control techniques mentioned above, it is still a good idea 
to use test wafers for all the etching processes.  Test wafers have identical films 
compositions, lithographic patterns, and thicknesses as the device wafers; they are being 
etched concurrently with the device wafers.  These are used to measure the depth of the 
etching process, without removing the etching masks on the device wafers.  The 
assumption is that the etching depth of the test wafer is the same as the device wafer, and 
as long as the etching uniformity is high during the process, test wafers are very useful to 
detect under-etching.  For every thin-film deposition, photolithography, and etching step 
in this dissertation, we use test wafers to improve the accuracy and reliability of the 
fabrication process. 
 
2.2. TFT Fabrication Process 
Our devices were fabricated on 4” oxidized silicon substrates with 10kǺ of 
thermally grown wet oxide.  All photolithography steps were performed on a Karl Suss 
MA-6 Aligner using 5” chromium/quartz masks.  The names of the masks are included in 
curly brackets for rest of this section; the critical dimension (CD) for all the masks are 
below 0.5µm.  We used 1.5 µm of Shipley 1813 photo-resist (PR) as the etching mask for 
all the wet etching steps, and 3 µm of Shipley 1827 photo-resist for the dry etching steps.  
Prior to the deposition of a new layer of material or photo-resist, we rinsed the surface 
with acetone, isopropyl alcohol (IPA), and deionized water (DI), and cleaned in a spin-
dryer to dry the wafers.  This procedure removed dust and organic contaminants that may 
be present on the surface.  It is especially important to perform this cleaning step before 
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photolithography, as any particulate on the surface creates streaks during the spin-coating 
of the photo-resist layer, causing non-uniform deposition of photo-resist.  We developed 
(spinning) the photo-resist for 30 s in the metal-ion free (MIF) 319 developer using the 
ACS cluster tool.  Emersion development could also be used, but the time should be 
increased.  In order to prevent residual photo-resist left in the corner of any features, also 
known as “feet,” we descummed the substrates for 30 s after each PR development.  In 
any processing step that involves dry etching, the photo-resist layer was not hard-baked 
after the development to avoid cracking and reflowing of the film upon exposure to short-
wave radiation and ions; for the photo-resist layer used as the mask during wet etching, 
we performed a hard-bake for 1 min at 388 K.  This hard-bake removes extra solvent in 
the film in order to increase its structural stability and etching resistance.  The removal of 
the photo-resist films after each fabrication process comprised of soaking the substrate in 
heated PRS-2000 solvent for 20 min, and an oxygen-plasma ashing for 5 min in the 
March Asher.  The ashing condition is 250 mTorr, 250 W, and 17 % O2 flow.  It is 
absolutely essential to ash the photo-resist in addition to the PRS-2000 bath because both 
the radiation and dry etch by-product can leave insoluble residue on the surface of the 
film, making it difficult for the PRS-2000 to completely remove the photo-resist film.  
Throughout the entire fabrication of the device wafers, dummy wafers with identical 
films thicknesses and processing conditions were used in each step to ensure the quality 
and control of the amorphous silicon transistors.  At the end of each subsection we will 
show the alignment marks, top-view picture, and schematic cross-section of the TFT at 
each step of the fabrication process. 
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2.2.1 Gate Metal Sputtering and Patterning 
The TFT gate comprised of 2000 Ǻ of sputtered chromium, which was deposited 
by an Enerjet Sputter at a rate of 270 Ǻ/min on a rotational planetary platform (20 rpm).  
The deposition was done with a base pressure of at most 5 x 10-6 Torr, sputtering pressure 
of 7 mT, argon flow rate of about 40 sccm, and d.c. current of 3 A for 440 s.  
Subsequently, we lithographically patterned {GATE} and etched the gate metal using 
chromium etch (etch rate = ~1000 Ǻ/min at 323 K).  One observation worth noting is that 
the sputtered chromium can form a transparent conductive oxide on the surface of the 
substrate; a few extra seconds of etching was necessary after the apparent removal of the 
chromium metal to ensure proper electrical insulation among the features on the 
substrate.  Figure 2-16 shows the first level alignment marks: the cross and the 
surrounding windows are used for the alignment, and the Vernier marks on the top and  
the left are used to determine the degree of misalignment among different levels of 
photolithography.  Gate level patterning includes all the gates for the TFTs, as well as the 
bottom electrode for the storage capacitors in the pixel electrode circuit.  Figure 2-17 
 
Figure 2-16: Gate level alignment 
and Vernier marks. 
Figure 2-17: Example of TFT 
structures after the gate patterning. 
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shows the top-view of an example of thin-film transistor’s gate level pattern after the 
completion of the chromium wet etching, and figure 2-18 shows the corresponding 




2.2.2 Plasma Enhanced Chemical Vapor Deposition 
The novel amorphous silicon thin-film transistor with the tailored channel 
comprises of two layers of gate insulator and two layers of active material.  A plasma 
enhanced chemical vapor deposition (PECVD) system for the commercial production of 
flat-panel display was used to deposit the gate insulator, amorphous silicon, and the 
contact layer.  We deposited 3500Ǻ of N-rich hydrogenated amorphous silicon nitride (a-
SiNX:H) at a rate of 1800 Ǻ/min (G2) and 500Ǻ of a-SiNX:H at 900 Ǻ/min (G1) as the 
gate insulator.  Next, we deposited two layers of a-Si:H films: one at 600 Ǻ/min (A1),  
and the second at 1200 Ǻ/min (A2).  A variety of plates with the following A1/A2 layer 
thicknesses (tA1/ tA2) have been fabricated: 1700/0 Ǻ, 1600/100 Ǻ, 1500/200 Ǻ, 1400/300 
Ǻ, 1300/400 Ǻ, 1200/500 Ǻ, 1100/600 Ǻ, and 0/1700 Ǻ.  Lastly 700 Ǻ of 1 % 
phosphorous-doped amorphous silicon (n+ a-Si:H) was deposited at a uniform rate [20].  





Figure 2-18: Schematic cross-section of the TFT gate metal sputtering and 
patterning process. 
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from oxygen, moisture, and organic contaminant.  The film would be removed in 
buffered hydrofluoric acid (BHF) immediately prior to subsequent processing steps to 
minimize contamination (figure 2-19).  The bi-layer a-SiNX:H surface roughness (RMS 
value) above the gate dielectric is about 1.1 nm.  Both films have slightly different film 
stoichiometry, but are both N-rich (N/Si > 1.3); the Si-H content in the gate dielectric 
deposited at lower rate is rather small (< 0.5 %).  Total hydrogen content in the silicon 
nitride deposited at the higher rate (~36+4%) is significantly larger in comparison to the 
film deposited at the lower rate (~28.5+1.5%).  The Tauc optical gaps for the film 
deposited at the higher and lower rates are about 4.6 and 5.2 eV, respectively.  
 
 
2.2.3 Island Patterning 
After the removal of sacrificial nitride, the island was defined {ISLAND} by 
photolithography, and etched with a SF6+Cl2+O2+He (6:24:20:5) plasma in a LAM-9400 
Transformer Coupled Plasma Reactive Ion Etcher™ (TCP-RIE).  The selectivity between 
a-Si:H and a-SiNX:H is approximately 21:1 for this chemistry, and with precise control of 
the etch time, minimal etching of the gate insulator during the definition of the 
amorphous silicon island can be achieved.  We show the gate-to-island level alignment 
Substrate 
n+ a-Si:H A1 a-Si:H A2 a-Si:H G1 a-SiNX:H 
G2 a-SiNX:H 
Figure 2-19: Schematic cross-section of the PECVD of G2 and G1 a-SiNX:H, A1 
and A2 a-Si:H and n+ a-Si:H films for the TFT. 
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mark, the top-view, and schematic cross-section view of the TFT structures after the 






2.2.4 Gate Via Patterning 
The gate via was then patterned {VIA} and etched in a PlasmaTherm Reactive 
Ion Etcher (PT-RIE) with a CF4+O2 (20:1) plasma.  The etch rate is 760 Ǻ/min and we 
performed a 10% over-etch to ensure that the gate via reaches all the way to the gate pad 
for proper electrical contact with the molybdenum to be sputtered later.  However, in the 
middle of the etching process, wafers were rotated 180º in the reactive ion etcher to 
Substrate 
Figure 2-22: Schematic cross-section of the TFT island patterning step. 
Figure 2-20: Gate-to-Island level 
alignment and Vernier marks. 
Figure 2-21: Example of TFT 
structures after the island patterning. 
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improve the uniformity of the etching depth across the substrate.  Figures 2-23 and 2-24 
respectively show the gate-to-via alignment mark and the transistor structures after the 





2.2.5 Source/Drain Metal Sputtering and Patterning 
Next we perform a 100:1 H2O:HF dip to remove any native oxide on the n+ a-
Si:H; any native oxide left on the n+ layer would increase the contact resistance of the 
TFT.  A 2000 Ǻ thick layer of molybdenum was sputtered onto the substrates at a 
deposition rate of 270 Ǻ/min; the deposition condition is similar to the sputtering of 
chromium described earlier for the gate metallization.  This molybdenum would be used 
Substrate 
Figure 2-25: Schematic cross-section of the TFT gate via patterning process. 
Figure 2-23: Gate-to-via level 
alignment and Vernier marks. 
Figure 2-24: Example of TFT 
structures after the via patterning. 
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for both source and drain contacts, as well as the gate contact pads.  Afterward, we 
patterned and defined the source and drain of the transistor, along with their 
corresponding contact pads used for the electrical measurement.  Molybdenum was 
patterned {DATA} and etched in a lukewarm (323K) Transene Type-A™ aluminum 
etchant made from a mixture of phosphoric (H3PO4), nitric (HNO3), and acetic acid 
(C2H4O2).  The etch rate is about 2000Ǻ/min.  Figure 2-26 shows the cross-section 





2.2.6 Back Channel Etch and Thermal Annealing 
Since the phosphorous atoms from the n+ layer diffuses into the amorphous 
silicon film in the back channel of the TFT, it is necessary to perform a back channel etch 
(BCE) to remove the n+ film, and a fraction of the amorphous silicon film in order to 




Figure 2-26: Schematic cross-section of the source/drain metal sputtering and 
patterning process. 
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HBr+Cl2 (1:1) as the etchant, approximately 700Ǻ of n+ a-Si:H and 700Ǻ of A2 in the 
channel region of the transistor using the LAM 9400 TCP-RIE.  The n+ a-Si:H and a-
Si:H dry etching will be discussed in section 4.2 in more detail.  Lastly, we removed the 
photo-resist with heated PRS-2000, and applied an oxygen plasma treatment to the 
substrates to remove any organic contaminant that remained.  Additionally, the 
amorphous silicon thin-film transistors are thermally annealed in a nitrogen oven for 1 hr 
at 473 K.  In figures 2-27 and 2-28, we show the alignment marks for the final step of 
processing, and the completed structures of the a-Si:H TFT with the tailored channel.  
Table 2-2 summarizes the conditions and etch rates of the etching recipes used in this 




Figure 2-29: Schematic cross-section of the final TFT structure. 
Figure 2-27: Gate-to-contact level 
alignment and Vernier marks. 
Figure 2-28: Example of TFT 
structures after the back channel 
etch. 
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Table 2-2: Etching chemistry and rates used for our a-Si:H TFT fabrication process. 
Material Etchant Etch Rate Comment 
Chromium CR-14 (C2H4O2 and 
Ce{NH4}2{NO3}6) 
1000 Ǻ/min at 
323 K 
Etch rate increases with 
temperature 
a-SiNX:H 1. BHF 




Requires rotation to improve 
etching uniformity 
a-Si:H 1. SF6:Cl2:O2:He 
(6:20:20:5) 
2. CCl2F2:O2 (5:1) 













Etch leaves organic product.  
 
 




Etch rate sensitive to 
temperature. 
n+ a-Si:H 1. SF6:Cl2:O2:He 
(6:20:20:5) 
2. CCl2F2:O2 (5:1) 













Etch leaves organic product.  
 
 




Etch rate sensitive to 
temperature. 
Molybdenum Al Etch 4 (H3PO4, 
HNO3, and C2H4O2)  
2000 Ǻ/min at 
323 K 





2.3 Amorphous Silicon TFT CHARACTERIZATION 
2.3.1 Measurement Setup 
The thin-film transistor current-voltage (I-V) characteristics measurement setup is 
shown in figures 2-25.  All I-V characteristics were measured using Agilent 4156A and 
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4156C Semiconductor Parameter Analyzers.  The capacitance-voltage (C-V) relations 





2.3.2 Electrical Parameter Extraction - Linear Fit 
The linear and saturation region TFT characteristics are shown below: 
Figure 2-30: Schematic of TFT I-V measurement setup. 
 
 















We use data points within 10-90 % of the maximum drain current of the transfer 
characteristics to extract device parameters using the following square law equations for 
the linear and saturation regions of operations: 
ID-LIN = (W/L CINS VDS) µEFF (VGS-VT),     (2-6) 
and 
ID -SAT = [W/2L CINS] 1/2µEFF1/2 (VGS-VT).     (2-7) 
In the two equations shown, W, L and CINS denote the transistor’s channel width in µm, 
length in µm, and gate insulator capacitance in the unit of F/cm2, respectively.  VGS and 
VDS are the externally applied gate and drain biases with respective to the source, and 
µEFF and VT are the electrical performance parameters field-effect mobility and threshold 
voltage measured in cm2-V-1-s-1 and V, respectively.  The reason for choosing to fit 10-
90 % of the experimental data to the square law equations shown above is that 
amorphous silicon transfer characteristics, in both linear and saturation regions, can 
deviate from the ideal linear behavior.  By specifying the data range used for the linear 













































Figure 2-31: Linear region transfer 
characteristics of TFT: data (figure) 
and linear fit (line). 
Figure 2-32: Saturation region transfer 
characteristics of TFT: data (figure) 
and linear fit (line). 
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parameter extraction, we are able to extract the TFTs’ electrical performance without 
being influenced by the curvatures of the transfer characteristics, which can mask the true 
field-effect mobility and threshold voltage values. 
 
2.3.3 Electrical Parameter Extraction – Quadratic Fit 
Another method of extracting device electrical parameters is using a quadratic 
equation to fit the same experimental data.  As mentioned in the previous section, the 
TFT transfer characteristics can deviate from the ideal linear form.  To compensate for 
this, we introduce a power fitting factor to the above square law equations.  The equation 
used for the power fitting of the TFT characteristics in the linear region is: 
 ID-LIN = (W/L CINS VDS) µEFF (VGS-VT)γ = a (x-b)c,    (2-8) 
where a is proportional to the field effect mobility, b is the threshold voltage, and c is the 
gamma factor (γ).  The equation used for the power fitting of the TFT characteristics in 
the saturation region is: 
 ID-SAT == [W/2L CINS] 1/2µEFF1/2 (VGS-VT)(1+γ)/2 = a (x-b)c,   (2-9) 
where a2 is proportional to the field effect mobility, b is the threshold voltage, and 2c-1 is 
the gamma factor (γ). 
We can also use gamma to obtain the characteristic temperature, TO, of 
amorphous silicon density of stations distribution near the Fermi level by using the 
equation [22], 
 γ = 2TO/T – 1.         (2-10) 
The characteristics temperature reflects the slope of the conduction band-tail states: TO 
increases as the width of the slope increases.  In the ideal case TO should equal to T, 
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indicating that γ=1, which is equivalent to the c-Si MOSFET behavior.  The solid line on 
each plot represents the fit and the symbols represent the actual experimental data points. 
 
 
2.3.4 Conductance Method 
Even the transistors field-effect mobility and threshold voltage can be extracted 
quickly using the linear and the quadratic extraction methods described in sections 2.3.2 
and 2.3.3, there is another method that provides a more intuitive link between the TFT 
transfer characteristics and its electrical parameters.  This is the conductance method.  
Rather than fitting a line to the transfer characteristics, we take the derivative of the drain 










= .      (2-11) 
By using this method we are able to obtain the field-effect mobility values as a function 
of the gate biases.  Since this method is used exclusively in chapter 3 of this dissertation, 
more details will be provided in section 3.2. 























































Figure 2-33: Linear region transfer 
characteristics of TFT: data 
(figure) and fit (line). 
 
Figure 2-34: Saturation region 
transfer characteristics of TFT: 
data (figure) and fit (line). 
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2.3.5 Subthreshold Swing and Off-Current Extraction 
The subthreshold swing, S, was extracted from the transfer characteristics on a 
LOG-LIN scale, at a selected current value.  For every transfer curve, we choose three or 
more data points near the dashed lines, and fit a line to those points.  The line yields a 
slope value, and the inverse of the slope is the subthreshold swing of the device, in unit of 
V/dec 
 S = (δlog(ID)/δVGS)-1.        (2-12) 
 
 
Both linear and saturation region values can be extracted the same way.  From the 
subthreshold swing value, we can also predict the maximum density of states 
 NSSmax = [(S log(e))/(kT/q)-1] CINS/q2,     (2-13) 
where S in the subthreshold swing.  Off-current, IOFF, is the minimum current in the off 
region of the transfer characteristics.   
 































































Figure 2-35: Linear region transfer 
characteristics of TFT on semi-log 
plot. 
 
Figure 2-36: Saturation region 




2.3.6 Intrinsic Device Characteristic Extraction 
To perform a complete analysis of the TFT contact resistance, we first plot the 
overall resistance RT versus the channel length of the device on a linear-linear scale for 
different VGS and low VDS (Figure 2-37) [24].   
RT = VDS/ID = L/(µi CINS W (VGS – VT-i)) = rch L + 2RS/D.   (2-14) 
This equation allows us to draw straight lines of each curve, in which the y-intercept is 
the total contact resistance (RS/D = RS + RD) for that given voltage, and the slope is the 
channel resistance rch in units of Ω cm-1.  If we extend the fitting lines pass the y-axis into 
the second quadrant, we can locate a cross-point of all the lines.  This cross-point gives us 
∆L, which is associated with the difference in the actual channel length and the masked 
channel length.  For the typical a-Si:H TFT structure, drain current flows underneath the 
source/drain contacts before being collected.  The total extension of the drain current 
underneath the source and the drain contacts equals to the ∆L value.  Notice that the 
extracted ∆L for a-Si:H TFT’s has a positive value.  Another parameter to be extracted 
from the cross-point is the RO, or the minimum source/drain contact resistance (Figure 2-
Figure 2-37: Total resistance for 
different TFT channel lengths.   











































Figure 2-38: Cross-point in the RT 
vs. L plot indicating ∆L and RO. 
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38).  We can see from figures that the 
contact resistance is a function of gate 
bias and decreases with increasing gate 
bias. 
We can further analyze the 
device by extracting the intrinsic 
threshold voltage and mobility.  This 
can be done by plotting the channel 
conductance of the devices (1/rch) 
versus the gate bias:   
 rch = 1/(µFE-i CINS W (VGS – VT-i),       (2-15) 
or equivalently, 
 Sch = µFE-i CINS W (VGS – VT-i)      (2-16) 
where Sch is the inverse slope obtained from RT versus L curve (figure 2-39).  We obtain 
a linear fit of all the points above threshold voltage.  The slope of the line is proportional 
to the intrinsic mobility and the x-intercept is the intrinsic threshold voltage. 
 
Another useful TFT parameter to calculate is the transfer length LT, which is the 
characteristics length of the source/drain overlap, 
 LT = RS/D / (rch coth (d/LT)),       (2-17) 
where d is the physical source/drain overlap.  This equation can be solved iteratively. 
Lastly we can obtain the effective contact resistance by using the equations 
RCeff = W LT2 rch,        (2-18) 



























Figure 2-39: Extraction of intrinsic 
mobility and threshold voltage from the 
channel conductance. 
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and for the optimum effective contact resistance (VGS>>0) 
 RCeff = W RO |∆L|.        (2-197) 
 
From the figures and equations shown above, the following parameters can be extracted: 
VT-i = 2.33 V 
µi = 1.01 cm2/Vs 
RO = 55000 Ω 
RCeff (VGS =20V) = 0.63 Ω cm2. 
  
 





























Figure 2-40: Contact resistance 
and effective length plot versus 
gate voltage. 




















Figure 2-41: Specific contact 
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As the active-matrix liquid crystal display (AM-LCD) industry begins to 
introduce large-size and high-pixel-density displays, the demand for a high performance 
amorphous silicon thin-film transistor mounts.  In order for the a-Si:H TFT to remain 
competitive in the flat-panel display industry, it is necessary to realize transistors with a 
high mobility and a low threshold voltage, while being able to be fabricated at a high rate 
[1].  These qualities allow the possibility of manufacturing large-size displays with low 
power consumption, at relatively low costs.  Fabricating high performance a-Si:H TFTs 
requires a high electronic quality a-Si:H film, as the electrical characteristics of a TFT is 
intimately related the electronic quality of the a-Si:H film [2].  Even though a high 
electronic quality film can be achieved by lowering its deposition rate, doing so increases 
the overall production time.  In the AM-LCD industry, the inverted staggered back-
channel-etched type transistor structure is preferred over the tri-layer type transistor 
structure because of its reduced photolithography step and improved source/drain contact 
quality [3].  This structure requires the deposition of a thicker amorphous silicon film for 
better control of the back channel etch step [4].  However, a thicker amorphous silicon 
film for the TFT means a longer deposition time, which also leads to a lower production 
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output and higher overall costs for the AM-LCD industry [5].  Deposition time can be 
shortened by increasing the deposition rate of the film, but doing so degrades the mobility 
and threshold voltage of the transistor [6].  Similarly, the gate insulator amorphous 
silicon nitride should exceed 4000Ǻ to reduce the gate leakage, but its deposition rate 
needs to be low in order for the a-Si:H TFT to have a high electronic quality a-SiNX:H/a-
Si:H interface for optimal threshold voltage, subthreshold swing, and electrical stability 
[7].  It is therefore desirable to strike a compromise between the TFT’s electrical 
performance and the production throughput by depositing thick a-SiNX:H and a-Si:H 
films in the shortest possible time without degrading the overall electrical characteristics 
of the a-Si:H TFT.  One potential solution is depositing two amorphous silicon films as 
the active layer, and two silicon nitride as the gate insulator.  For the a-Si:H, we deposit a 
thin layer of a low-deposition-rate film near the gate insulator interface in order to obtain 
high electronic quality a-Si:H film near the electron conduction channel, and a thick layer 
of high-deposition-rate film in the back channel to be used as the sacrificial layer during 
the etch back process.  The a-SiNX:H deposition is also separated into a two-step process: 
a thin layer of low deposition rate film near the high electronic quality a-Si:H film for 
high electrical performance and stability, and a thick layer of high deposition rate film 
near the gate metal to reduce the gate leakage current.   
The concept of the double a-Si:H layer structure for TFT was first proposed by 
Takeuchi and Katoh for the purpose of reducing a-Si:H TFT photo-response [8, 9].  
Characteristic of the dual amorphous silicon TFT was explored further by Kashiro et al., 
and it was concluded that the field effect mobility is highly sensitive, and linearly 
proportional (up to 15nm), to the thickness of a high quality a-Si:H layer [10].  This 
 50 
dependency was attributed to the effect of the low quality film’s inferior electronic states, 
which influences the overall surface band-bending extending from the a-SiNX:H/a-Si:H 
interface.  Tsai et al. investigated the effect of the low quality film deposition rate on the 
overall electrical performance of the dual layer a-Si:H TFT [11], and concluded that with 
the increasing deposition rate the TFT’s field-effect mobility decreases because of the 
same explanation proposed by Kashiro.  From the results of the above study it is clear 
that dual a-Si:H layer TFT’s electrical performance can suffer due to the inclusion of the 
low quality film away from the a-SiNX:H/a-Si:H interface.   
In this chapter we analyze in detail the a-Si:H TFT with dual a-Si:H and dual a-
SiNX:H layers.  The majority of this transistor’s PECVD film is deposited at very high 
rates to reduce its overall production time.  However, two low-deposition-rate films, one 
a-Si:H and one a-SiNX:H, near the conduction channel are included to tailor the front 
interface region of the TFT.  We extract the electrical behaviors of our a-Si:H TFT with 
the tailored channel, and analyze the effect of high quality amorphous silicon film 
thickness on the overall transistor performance by evaluating its intrinsic and extrinsic 
characteristics [12].  Based on the result, we can quantify the effect of the high electronic 
quality a-Si:H thickness on the transistor’s mobility, threshold voltage, subthreshold 
swing, and contact resistance, and identify the minimum thickness of the high electronic 
quality a-Si:H layer required for the TFT to exhibit promising device performance, 
without unnecessarily extending the deposition time.  
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3.2. Traditional Amorphous Silicon TFT Performance 
Before we begin introducing the a-Si:H TFT with the tailored channel, we first 
present the electrical performance of the traditional transistors fabricated with A1 and A2 
films alone.  These transistors have identical gate insulator composition and thicknesses, 
W/L ratio, gate and top contact metals, and gate-to-drain and gate-to-source overlaps.  
The only difference is the active layer structure and material: TFTs made with all A1 
(1700 Å) and A2 a-Si:H (1700 Å) are denoted as TA1, and TA2, respectively.  As 
mentioned earlier, A1 amorphous silicon has a lower deposition rate than A2.  We expect 
its electronic quality to be higher.  This implies that the A1 film should have better 
microcrystalline order, lower band-gap, and lower densities of band-tail and deep-gap 
states.  Logically, this advantage in its electronic quality should be highlighted by the 
superior electrical behavior of TA1. 
 


















Figure 3-1: Output characteristics of 
TA1. 
Figure 3-2: Output characteristics of 
TA2. 




















Figures 3-1 and 3-2 show the respective output characteristics of TA1 and TA2 
for gate biases ranging from 5 to 20 V.  We can see from the linear region transfer 
characteristics of TA1 and TA2 shown in figure 3-3 that the active material has a 
significant effect on the electrical performance of the TFT.  TA1 has noticeably superior 
electrical performance than TA2.  Its field effect mobility, threshold voltage, and 
subthreshold swing values are 0.94 cm2 V-1 s-1, 1.18 V, and 0.49 V/dec, respectively.  
TA2 has much inferior electrical parameters: µEFF of 0.65 cm2 V-1 s-1, VT of 4.78 V, and S 
of 0.71 V/dec.   













































Figure 3-3: Linear region transfer characteristics of traditional transistors 
fabricated with only low-deposition-rate (TA1) and high-deposition-rate 
(TA2) amorphous silicon films. 
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3.3. TFT Parameter Extraction Methodology 
Since the goal of this study focuses on the change in a-Si:H TFT performance 
with respect to tA1, it is imperative that we first develop accurate parameter extraction 
techniques that represent the true TFT electrical behaviors.  Changes observed, if any, 
should be solely due to differences caused by electrical properties change originating 
from varying tA1, not artificial effects contributed by the parameter extraction method.  In 
addition to the linear method mentioned in the previous chapter, we are introducing the 
conductance method for the TFT electrical characteristics extraction [13-15].  When 
extracting a-Si:H TFT parameter via the linear method, as explained earlier, a line fits the 
experimental data points of the ID-VGS, or transfer, characteristic in the linear region 
(figure 3-4) or [ID-VGS]1/2 characteristic in the saturation region (figure 3-5); the data 
range selected is between 10-90% of the maximum drain current.  The fitting line 
represents MOSFET square law equations: 
[ ] LINDSLINTGSLINFEINSLIND VVVC
L
W












µ     (3-2) 
where W, L, and CINS symbolize the a-Si:H TFT channel width, length, and gate insulator 
capacitance, respectively.  Field-effect mobility values in the linear and saturation regions 
of operation are denoted as µFE1-LIN and µFE1-SAT; similarly the threshold voltage values in 
each region of operation are represented by VT1-LIN and VT1-SAT.  The symbols VGS and 
VDS-LIN are the gate and drain biases with respect to the source terminal of the TFT.  
From the equations above it is clear that from the slope of the fitting line to the transfer 
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characteristic, we can extract the field-effect mobility values, and the x-intercept yields 
the threshold voltage.   
The second method of parameter extraction is based on the conductance of the a-
Si:H TFT.  We begin by defining the linear region channel conductance (σCH-LIN) of the 
device from the square law current equation: 
[ ] LINDSLINTGSLINFEINSLIND VVVC
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σ     (3-4) 
where µFE2-LIN is the linear region field-effect mobility.  To obtain the field-effect 











.      (3-5) 
It should be clarified that the two separate field effect mobility notations are used for the 
same square law equation to distinguish the difference in extraction method: µFE1-LIN in 
(3-1) is a constant value with respect to VGS and µFE2-LIN from (3-5) varies with the gate 
bias.    The threshold voltage extraction from the conductance method (VT2-LIN) is done 
by taking the derivative of (3-5) with respect to VGS, and defining the maximum value as 
the threshold voltage.  This choice is based on the fact that the channel conductance 
changes with the gate bias, as shown in figure 3-4.  By defining threshold voltage as the 






δσ −  plot, we incorporate a physical origin to the threshold 
voltage parameter as the specific point where the maximum change in channel 





























































































































Figure 3-4: Linear region transfer characteristics of a-Si:H TFT with different A1 and 
A2 a-Si:H thicknesses (top).  Experimental data points are intentionally displayed as 
thin lines to show the variations among different transistors.  Demonstration of 
parameter extraction using the linear method for a TFT with tA1 of 300Ǻ is also 
included: figures represent data points collected and lines represent fitting equations.  
Demonstration of parameter extraction using the conductance method: calculated 
δσCH-LIN/δVGS and δ2σCH-LIN/δV2GS curves for a TFT (bottom) used in this experiment. 
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Field-effect mobility extraction in the saturation region (µFE2-SAT) also begins with 





I −−− −= µ .     (3-6) 
Since SATTGSSATDS VVV −− −= 2  and GSSATDS dVdV =− , the channel conductance in the 
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δσ −  plot and 






δσ −  plot.  Both µFE2-LIN and µFE2-SAT values are 
extracted from the conductance curves at the maximum conductance value; in both cases 
maximum values occur at VGS=20V.  It should be noted that the conductance method is 
only used in this chapter to compliment the linear method.  Subthreshold swings for 
linear and saturation regimes of operation are defined as the inverse values of the steepest 




















































































































































Figure 3-5: Saturation region transfer characteristics of a-Si:H TFT with different A1 
and A2 a-Si:H thicknesses (top).  Experimental data points are intentionally displayed 
as thin lines to show the variations among different transistors.  Demonstration of 
parameter extraction using the linear method for a TFT with tA1 of 300Ǻ: figures 
represent data points collected and lines represent fitting equations.  Demonstration of 
parameter extraction using the conductance method: calculated δσCH-SAT/δVGS and 
δ2σCH-SAT/δV2GS curves for a TFT (bottom) used in this experiment. 
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For the intrinsic parameter extraction, we use the transmission line method 
(TLM).  Detail description of the method has been described in chapter 2 of this 
dissertation.  We show examples of the data obtained by utilizing TLM in figures 3-6 and 




















In (9) rCH(VGS), RC(VGS), µi, and VT-i represent the channel resistivity, total contact 
resistance, intrinsic mobility, and intrinsic threshold voltage, respectively.  

























Figure 3-6.  Example of RTOTAL, rCH, RC(VGS), RO, and ∆L value extraction using TLM.   
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From figure 3-6, we can obtain the values of rCH(VGS) and RC(VGS) for a given gate 
voltage from the slope and the y-intercept, respectively, of a fitted line for the total 
resistance values of transistors with different channel lengths. The minimum contact 
resistance (RO) and the effective channel length change (∆L) are extracted from the 
intersection of all the RT fitted lines.  Channel conductivity, SCH(VGS), is equal to the 
inverse value of the channel resistivity.  One point worth noting is that due to the 
geometry of the TFT near its source and drain contacts, the actual transistor channel 
length is not the masked channel length L, but L+∆L.  From plotting the channel 
conductance values with respect to gate bias, and performing a linear fit to the data 
points, we can extract the intrinsic mobility and threshold voltage values respectively 
from the slope and the x-intercept of the best-fit line (figure 3-7).   



























VTi  = 1.12V
 
Figure 3-7.  Extraction of an a-Si:H TFT’s (tA1=100, 300, 600Ǻ) intrinsic mobility and 
threshold voltage by using channel conductivity versus gate voltage plot: symbols and 
lines represent experimental data and the best-fit line, respectively.  Values of intrinsic 
mobility and threshold voltage shown belong to TFT with tA1 of 600Ǻ. 
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3.4. Results and Discussion 
From the linear region transfer characteristics of the a-Si:H TFTs shown in figure 
3-4 (top), there is a slight increase in the drain current with tA1.  The same trend can be 
seen from the saturation region transfer characteristics in figure 3-5 (top).  Changes in 
extrinsic threshold voltage and the subthreshold swing, however, are inconspicuous from 
observing the I-V characteristics.  Figure 3-6 shows the values of RC(VGS), RO, SCH(VGS), 
and ∆L of  two a-Si:H TFTs: examples shown here are for transistors with tA1 of 100 
(top) and 300 Ǻ (bottom).  Both channel resistivity and contact resistance values decrease 
as VGS increases.  Figure 3-7 shows the conductance plots and the values of the intrinsic 
mobility and threshold voltage for the TFTs shown in figure 3-6.  Summary of the results 
for the TFT extrinsic and intrinsic extractions are shown in figure 3-8.     
We observe five important facts regarding the influence of the low-deposition-rate 
amorphous silicon thickness on the performance of the TFT: 1) both linear and saturation 
region field-effect mobility values increase linearly by 5-9%, depending on the extraction 
method, from tA1 of 100 to 300 Ǻ, and remain the same beyond that thickness, 2) the a-
Si:H thickness has different effect on the threshold voltage, which depends on the 
extraction method, 3) the subthreshold swing decreases with increasing tA1, 4) the contact 
resistance does change with tA1, but such change depends on the applied gate bias, and 5) 
the ∆L increases from 6.5 to 10 µm with increasing tA1. 
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Figure 3-8.  Intrinsic mobility and threshold voltage, and linear and saturation regions 
field-effect mobility, threshold voltage, subthreshold swing, contact resistances, and 
channel length deviation values for a-Si:H TFT’s with different A1 thicknesses 
investigated in this work. 
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The increase in intrinsic and field-effect mobility values is observed repeatedly and 
falls within the standard deviation value of our measurement (2%).  This means that as 
tA1 increases from 100 to 600Ǻ, the crystalline order of the amorphous silicon film 
increases, and the width of the band-tail states along the electron conduction channel of 
the transistor decreases [3].  The effect of this trend has been studied in the single layer 
amorphous silicon thin-film transistors; there is a lowering in field-effect mobility with 
increasing film deposition rate caused by the increasing formation of the Si-H2,3 bonds 
versus the ideal Si-Si tetrahedral bonds [17].  Non-ideal bondings, such as the Si-H2 and 
Si-H3 bonds, distort the microcrystalline structure of the amorphous silicon lattice, thus 
leading to a lower field-effect mobility.  We expect our A1 film to have a higher ratio of 
Si-Si versus Si-H2,3 bonds than the A2 film since it has a lower deposition rate.  This 
explains the improvement in field-effect mobility that is associated with the increasing 
tA1.  Moreover, the increase saturates at about 300Ǻ, which suggests that the electron 
conduction is confined within this thickness, because further increase in tA1 does not lead 
to a higher mobility.     
The values and trend of threshold voltage change with respect to tA1 varies with 
different extraction methods.  Using the linear method, the extrinsic threshold voltage 
increases by 0.08 V as tA1 increase from 100 to 600Ǻ; same percentage of increase can be 
observed in the intrinsic voltage extraction.  However, when using conductance method, 
there is a decrease in threshold voltage by 0.12 V.  More importantly these slight changes 
are close to the standard deviation value (0.1 V) of three measurements.  Therefore based 
on our observation we conclude that the threshold voltage remains the same as tA1 
changes.   
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Subthreshold swing values, in both regions of operation, decrease by 10% with 
increasing tA1; the decrease, however, saturates between 300 to 500Ǻ.  Since S is a 
function of both a-Si:H bulk states and a-SiNX:H/a-Si:H interface states, and we assume 
that TFTs with all different tA1 have identical interface states density (NSS), the lowering 
of S with increasing tA1 originates from the decrease in the neutrally charged deep-gap 
state density (Nbs) in the amorphous silicon bulk [18].  From the subthreshold equation 

















,     (3-10) 
and assuming a constant interface state density for all of our a-Si:H TFTs, we can 
calculate the decrease in effective bulk state density from the decrease in the subthreshold 
swing values with tA1.  Based on the measured S values in the linear region for TFTs with 
different tA1, for Nss of 1x1011 cm-2 eV-1, the effective Nbs changes from 9.5 to 7.7 x1018 
cm-3 eV-1, while using the saturation region S values, Nbs decreases from 5.7 to 4.3 x1018 
cm-3 eV-1.  For Nss of 1x1012 cm-2 eV-1, the Nbs changes from 9.3 to 7.5 x 1018 cm-3 eV-1 
for the linear region and 5.6 to 4.2 x1018 cm-3 eV-1 for the saturation region S values.   
At a low gate voltage (VGS=5 V), the contact resistance increases with tA1.  As 
VGS increases to 10 V, the contact resistance is invariant to tA1 and maintains a mean 
value of 0.67 MΩ.  However, the minimum contact resistance RO decreases with tA1 from 
0.11 to 0.02 MΩ.  To analyze the above observations we will discuss the change in 
RC(VGS) based on the a-Si:H bulk and junction resistances of the TFT.  The contact 
resistance is the sum of the a-Si:H bulk resistance and the a-Si:H/n+ a-Si:H/Mo junction 
resistance.  It is well known that the amorphous silicon film deposited at a higher rate, 
therefore containing a lower hydrogen content, has a higher dark conductivity than an a-
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Si:H film deposited at a lower rate [20].  This indicates that film A1 has higher bulk 
resistivity than A2 due to its lower deposition rate.  All of the TFTs fabricated in this 
study have the same overall a-Si:H thickness of 1700Ǻ; transistors made on plate with the 
thinnest tA1 (100Ǻ) has the thickest tA2 (1600Ǻ), and vice versa.  As tA1 increases from 
100 to 600Ǻ, the thickness of the high resistivity film increases while the thickness of the 
low resistivity film decreases, resulting an increase in the overall contact resistance.  The 
increase in RC(VGS=5V) with increasing tA1 suggests that the bulk resistivity of the 
amorphous silicon film dominates at lower gate voltages (VGS<5V).  As the gate bias 
increases (VGS>10V), the contribution from the a-Si:H bulk resistivity diminishes and the 
junction resistivity begins to dominate, and RC(VGS) becomes invariant to the thickness of 
tA1 or tA2.  Lastly the ∆L of the our transistor increases with A1 a-Si:H film thickness.  
This increase is a response to the contact resistance increase: since the bulk resistivity of 
the film goes up with tA1 at gate biases below 10V, the cross-sectional area (W x ∆L) for 
the current flow has to increase to compensate for this change. 
 
3.5. Conclusion 
We have fabricated and characterized the intrinsic and extrinsic electrical 
properties of the a-Si:H TFT with the tailored channel.  Based on our investigation, the 
film thickness of the high electronic quality a-Si:H should be about 300 Ǻ for the TFTs to 
exhibit promising characteristics without requiring extensive deposition time.  At tA1 of 
300Ǻ, our TFT has a linear regime field-effect mobility of 0.93 cm2 V-1 s-1, threshold 
voltage of 1 V, subthreshold swing of 0.51 V/dec, and RS/D(5V) of 1.5 MΩ.  For tA1 
thinner than 300 Ǻ we observe an increase in S, while having thicker tA1 does not 
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improve the transistor’s mobility, threshold voltage or subthreshold swing significantly.  
It is worth noting that this a-Si:H TFT, with tA1 of 300 Å, has very similar device 
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Back Channel Etch Chemistry 
 
4.1. Introduction 
Since the electrical performance of the hydrogenated amorphous silicon thin-film 
transistor technology impacts the performance of a variety of electronic applications, 
ranging from the flat panel displays [1-4] to sensors [5-8], it is crucial to develop 
processing steps and chemistry that optimize its device electrical characteristics.  A 
transistor’s electrical performance is intimately related to its fabrication processes, 
especially during dry etching steps where the device is exposed to high energy radiation 
and ions [9, 10].  For the a-Si:H TFT with inverted staggered back channel etch (BCE) 
type structure, an etching of the channel region amorphous silicon film after the source 
and drain definition is required to reduce its off-current (IOFF) [11].  This BCE process is 
a critical step, because the plasma generated during the reactive ion etching (RIE) of the 
back channel of the TFT can degrade its field-effect mobility (µEFF) by up to 15 % 
compared to the same TFT etched with wet etchant [12].  Even though the a-Si:H TFT 
can be fabricated completely using wet etch only [13], dry etch is still the preferred 
method for critical etching steps due to its superior selectivity versus metal and 
photoresist (PR), high anisotropy, and reduced residue formation [14].  Thus it would be 
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desirable to search for a dry etchant that encompasses the benefits mentioned above 
regarding dry etching without degrading the electrical properties of the transistor.    
Numerous dry and wet etchants have been reported in the etching of silicon for 
various applications [15, 16].  Fluorocarbon compounds, such as C2F6 and CF4, have 
been used as RIE gas species to etch the n+ (phosphorous-doped) amorphous silicon [17].  
Alternatively, chlorofluorocarbon compounds like CCl2F2 and CF3Cl have also been 
utilized to dry etch the n+ a-Si:H due of its high selectivity versus intrinsic a-Si:H, and 
that they do not to leave organic etching byproduct common in fluorocarbon dry etching 
[18, 19].  Hydrogen bromide (HBr) has often been used to dry etch silicon-based devices 
because of its high selectivity versus oxide, and high aspect ratio of the profile [20].  For 
plasma-free etching of the silicon film, potassium hydroxide (KOH) and tetramethyl 
ammonium hydroxide (TMAH) have been employed [21, 22].  With such a diverse range 
of BCE etchants, a comprehensive study of their impacts on the electrical performance of 
the a-Si:H TFT is needed in order to select, if any, an attractive dry etchant chemistry for 
the back channel etch fabrication process.   
Choe and Kim evaluated the effect of dry etchants on the off-current of the 
amorphous silicon thin-film transistor transistors, and related the increase in off-current 
to the increase in contaminant (MoClX and MoFX) concentrations in the TFT’s back 
channel [23].  GadelRab et. al compared the difference in TFT electrical performance 
between tri-layer transistors etched with SF4:O2 plasma, and KOH [9], and concluded that 
the wet etched device shows higher electrical performance.  Additionally, Ando et. al 
presented an in-depth analysis regarding the effect of back channel etching depth and 
etchants (i.e. fluorine-based gas and hydrazine monohydrate) on the TFT electrical 
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characteristics, and concluded that dry etching degrades µEFF of a-Si:H TFT [12].  With 
our best effort, however, we cannot find a study that assesses the influence of a wide 
array of back channel etchants, with distinct etching chemistries and mechanisms, on the 
advanced multi-layer a-Si:H TFT’s electrical performance [24].  In this study we 
compare the impact of different BCE etchants on the characteristics of the inverted 
staggered advanced a-Si:H TFT, and identify a promising dry etchant that is capable of 
producing transistors with comparable electrical performance as the device etched by a 
wet etchant.   
 
4.2. a-Si:H TFT Fabrication 
The fabrication process up to the source/drain electrode etching has been 
described in detail in the previous chapter, and will not be repeated here (figure 4-1a).  
After the etching of the molybdenum electrodes, the positive tone photoresist layer 
(Shipley 1813) remains on the molybdenum source and drain as the mask for the back 
channel dry etch process (figure 4-1b).  This PR layer is necessary to shield the 
molybdenum film from direct ion bombardment during the RIE in order to prevent top 
layer molybdenum consumption and the contamination of the TFT back channel due to 
metallic residue (e.g. MoFX and/or MoClX) formation [23].  Four different etching 
chemistries, three dry and one wet, are used for the back channel etch (BCE) process of 
the advanced a-Si:H TFT.  Two of the dry-etch experiments, HBr+Cl2 (1:1) and C2F6, are 
done in the LAM 9400 Transformer-Coupled Plasma Reactive Ion Etcher (TCP-RIE), 
and the third, CCl2F2+O2 (5:1), in a capacitive-coupled reactive ion etcher (Table 4-1).  
The wet etching of the amorphous silicon active layer is done in a 50 ˚C solution 
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comprised of 400 g of potassium hydroxide (KOH) pellets dissolved in 4000 mL of 
deionized water; only molybdenum is used as the mask for the KOH etching because the 
alkali-based solution attacks positive tone PR (figure 4-1c).  After the BCE and the 
removal of the photoresist, the TFTs are annealed in nitrogen for 1 hr at 200 ˚C to remove 
plasma-induced radiation damages in the a-SiN:H and a-Si:H films [25].  Figure 4-1 
shows the complete fabrication schematic of the advanced a-Si:H TFT used in this study.  
The fabricated devices were not passivated with any passivation layer.  It should be 
mentioned here that we perform a 10% over-etch, by intentionally extending the etch 
time, during the gate and S/D metals etching steps, and the island etching step, to avoid 
unwanted electrical shorts between the device features.  The TFT’s electrical 
characteristics are measured and extracted using methods described in the pervious 
publication [24].  Table 4-1 shows the detailed etching recipes and etch rates of the four 
BCE etchants used for the etching of the a-Si:H and n+ a-Si:H films. 
To investigate the effect of BCE etchants on the transistor performance, we first 
need to identify the best BCE etching depth of the a-Si:H TFT for each etchant.  Wafers 
with identical films and patterns, up to source/drain electrode wet etch undergo BCE 
using a specific etchant for a set duration.  For TFTs etched with HBr+Cl2, the final a-
Si:H thicknesses (da-Si:H) in the TFT’s channel region to range from 1190 to 800 Ǻ and no 
over-etch time is included.  Similar experiments are conducted using other etchants for 
the back channel etch process.  The electrical characteristics of the best transistor for each 
etchant will be used as the basis of comparison regarding the impact of BCE etchant 
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Figure 4-1: Complete fabrication schematic of a-Si:H transistor.  Figure 4-1a) 
represents the fabrication process up to the source/drain molybdenum deposition.  
Figure 4-1b) shows the dry BCE process, with photoresist left on the source/drain as 
the etching mask.  Figure 4-1c) shows the wet BCE process, which removes the PR 
during the back channel etch of the amorphous silicon film.  Figure 4-1d) is the 









Table 4-1: Etching chemistry and conditions for back-channel etch process used in this 










HBr:Cl2 (1:1) 100 30 12 400/680 
C2F6 200 80 12 310/350 
CCl2F2:O2 (5:1) - 100 100 150/300 
KOH - - - 1200/1500 
SF6:Cl2:O2:He 
(6:20:20:5) 
100 30 12 1280/1640 
 
4.3. Result and Discussion 
4.3.1. Impact of the Gate and Source/Drain Metal Wet Etch 
We show in figure 4-2 the scanning electron microscope images of the 
source/drain region of the inverted staggered a-Si:H TFT fabricated for this work.  Wet 
etchant was used for the S/D electrodes fabrication, and we notice that the molybdenum 
electrode is over-etched by about 1000 Å, which is much larger than the initially targeted 
10% over-etch, or 200 Å for the metal film.  It is possible that the lateral etch is faster 
than the vertical etch due to the stress of the film.  Among the three etched layers (gate, 
S/D, and n+ a-Si:H/a-Si:H), only the molybdenum S/D shows tapered profile, with a 
tapered angle of about 32˚ as measured from the surface of the film.  Such low tapered 
angle for the film is achieved by using wet etchant that is highly isotropic (i.e. significant 
lateral etching underneath the photoresist mask occurs).  This high lateral etch rate can 
also explain the excessive molybdenum S/D over-etch mentioned above.   
A low tapered angle is a very desirable property since it can improve the overall 
active-matrix liquid crystal displays (AM-LCD) production yield.  During the fabrication 
of AM-LCD panels, there are multiple levels of film deposition and etching steps that are 
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required to produce fully functional products [26].  Each thin-film’s contour and 
conformity is influenced by the surface morphology of the underlying layers [27].  In the 
case of the a-Si:H TFT presented in this work, the gate metal and n+ a-Si:H etchings 
produce sharp corners (i.e. large tapered angle) near their respective edges; the sharp 
corners can reduce the step coverage of the films deposited afterward (e.g. molybdenum).    
Such contact profile near the electrode corner can be highly strained, and lead to the 
delamination and/or buckling of the subsequent film.  If a strain-induced fissure is created 
in a metallic film, it can potentially create unwanted open circuits, leading to a failure in 
the electronic operation.  For the traditional AM-LCD fabrication process [26], the films 
deposited after the molybdenum (data) lines are the passivation amorphous silicon 
nitride, and the ITO pixel electrode.  Tapered data lines reduce the chance of unwanted 
open circuit connection between the data lines and the pixel electrodes, and increase the 
overall production yield.  To further improve our a-Si:H TFT fabrication process, the 
etchants for the gate and n+ a-Si:H/a-Si:H should both be highly isotropic, so the data 
lines and the pixel electrodes can have better step coverage. 
 
 
4.3.2. Impact of the a-Si:H Film Etching Depth  
Figures 4-3 (top) and 4-4 (top) show the linear and saturation region electrical 
characteristics for the a-Si:H TFTs etched with the HBr recipe during the BCE process. 
Transistors with different da-Si:H values are seen here.  We extracted their electrical 
parameters, and summarized the average of three measurements in figure 4-5 by plotting 
them against da-Si:H.  The a-Si:H TFT’s off-current and subthreshold swing (S) both 
decrease with decreasing da-Si:H.  The transistors’ field-effect mobility trend shows a 9% 
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decrease as da-Si:H changes from 1190 to 1070 Å, and remains constant as the da-Si:H 
decreases down to 800 Å; the threshold voltage values appear to increase as da-Si:H 
decreases.  However, since µEFF and VT error bars are about +0.07 cm2V-1s-1 and +0.23 V, 
respectively, the changes are accounted as a statistical fluctuation, which means both 
parameters remain unchanged with da-Si:H.  Since all of the a-Si:H TFTs have identical 
 
 
Figure 4-2: SEM images of the etching profile near the source terminal of the a-Si:H 
TFT.  The molybdenum is etched with Al Etchant Type A, and the n+ a-Si:H with 





initial a-Si:H film thickness values (prior to the BCE), and the device structure is an 
inverted staggered TFT, we do not expect any difference in the electronic qualities of the 
a-Si:H film, front interface qualities, nor the transistors’ source/drain contact resistances 
before the back channel etch process.  Both TFTs’ µEFF and VT values remain constant, 
within statistical range, as da-Si:H decreases from 1190 to 800 Å.  This observation, 
together with the fact that all transistors have similar electrical and geometric parameters 
Figure 4-3:  Linear region (VDS=0.1V) transfer characteristics of a-Si:H TFT’s 




































































other than da-Si:H, leads us to conclude that the channel region a-Si:H film thickness after 
BCE does not impact the TFT’s field-effect mobility and threshold voltage.   
The drastic reduction (~104) in a-Si:H TFT IOFF with the thinning da-Si:H can be 
explained by the removal of the phosphorous doped a-Si:H film in the back channel (a-
Si:H/atmosphere interface), which causes a leakage path between the source and the drain 
of the a-Si:H TFT [12].  During the sequential PECVD deposition of the a-SiNX:H, a-





























































































Figure 4-4:  Saturation region (VDS=VGS) transfer characteristics of a-Si:H TFT’s 
etched with HBr+Cl2 (top) for different da-Si:H, and CCl2F2+O2, C2F6, and KOH 
(bottom). 
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a-Si:H film for an additional few 100’s Å.  The activation of these dopants in the a-Si:H 
leads to the increasing conductivity of the film due to higher electron concentration.  
Since the Fermi-level in the back interface of a-Si:H is much closer to the conduction 
band then in the a-Si:H bulk, negative voltage applied to the gate of the transistor is 
insufficient to “turn-off” the electrical current conduction path in the back channel.  Thus 
electrons can conduct between the source and drain of the TFT along the phosphorous-
rich a-Si:H film near the back channel when da-Si:H is thick.  As the back channel of the a-
Si:H film is gradually etched away, the highly conductive section of the film disappears 
and the off-current is reduced.  
The most puzzling trend is observed for the subthreshold swing: S decreases with 
decreasing da-Si:H.  It is well known that the generation of deep-gap and interface states 
causes S to increase [24, 28].  As da-Si:H decreases, it is unlikely that the densities of states 
(DOS) of the bulk amorphous silicon film, and the front (a-SiNX:H/a-Si:H) and back 
interfaces improve.  Moreover, it has been shown that there is a linear correlation 
between S and VT [29], which we do not observe.  We believe that the observed higher S 
values of TFT’s with thicker da-Si:H (i.e. 1190 and 1070Å) is related to the high IOFF 
originating from the back channel conduction.  In these devices a significant portion of 
the electrical conduction occurs in the back channel of the a-Si:H TFT.  These electrons 
flow in the a-Si:H film (A2) with a higher bulk deep-gap state density than the a-Si:H 
film (A1) in the front channel [25].  Furthermore, IOFF also flows near the back interface, 
which has higher surface deep-gap state density then the front interface due to less ideal 
deposition condition [25].  Higher deep-gap state densities at both locations lead to the 
higher S values, because the Fermi level near the back interface gets pinned in those 
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transistors [10].  This explains why transistors with thicker da-Si:H shows higher S.  These 
higher subthreshold swings we extracted are the S values that account for both the front 
and back channel conduction behaviors.  Once da-Si:H becomes thinner (i.e. 890 and 800 
Å), IOFF decreases due to the reduced phosphorous concentration in the back channel, and 
consequently, the subthreshold swing values decreases.  For such device, a large number 


































































Figure 4-5: Amorphous silicon TFTs’ field effect mobility, threshold voltage, 
subthreshold swing, and off-current values change with da-Si:H.  All transistors are 
etched using HBr+Cl2. 
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the front channel a-Si:H bulk and interface DOS improves with the progressive etching of 
da-Si:H, but rather the contribution of the back channel decreases with the reduction of da-
Si:H. but rather the contribution from the back channel DOS decreases as the conductive 
back channel in the amorphous silicon film gradually disappears. 
In summary, about 800 Å of amorphous silicon film was etched away during the 
BCE process to achieve an acceptably low IOFF (~10-14 A in the linear region of 
operation) for our a-Si:H TFT.  While other literatures have reported that the over-etching 
during the BCE step led to the degradation in the transistor’s electrical characteristics 
[10], we do not observe any degradation in µEFF, VT, and S as da-Si:H decreases from 1190 
to 800 Å.  For the fabrication of inverted staggered BCE type multi-layer a-Si:H TFT 
with the tailored channel, we recommend the a-Si:H film deposition thickness to be at 
least 1600 Å to realize transistors with reasonably low IOFF without any deterioration in 
their electrical performance. 
 
4.3.3. Impact of the Back Channel Etchant Chemistry  
Our next experiment evaluates the impact of the BCE etchants on the electrical 
performance of the multi-layer a-Si:H TFTs with the tailored channel.  Three of the four 
etchants expose transistors to ions and radiations in the plasma, with KOH being the only 
one that relies purely on the chemical reaction to etch the n+ and a-Si:H films [30].  
Although the three dry etch recipes are all carried out in plasma chambers, their silicon 
etching mechanisms are quite different.   CCl2F2 molecule contains both fluorine and 
chlorine atoms, yet the primary species involved in the etching of amorphous silicon is 
the chlorine [31].  The reason for this is that the C-F bond is stronger then the C-Cl bond, 
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and in CCl2F2 there is a higher probability to remove the chlorine atoms from the 
molecule [31].  Gerlach-Meyer et. al have demonstrated that the chlorine atoms require 
ion bombardment to chemically react with silicon atoms, and that the volatile etching 
product formed is SiCl4 [32].  Other etching products can also be formed following the 
chemical reaction between chlorine and silicon: SiCl, SiCl2, and SiCl4 [33].  For the 
HBr+Cl2 chemistry, both bromine and chlorine ions participate in the etching of silicon.  
Similar to the chlorine etching of silicon, the bromine etching of the amorphous silicon 
requires ion bombardment to overcome the activation energy necessary to trigger the 
chemical reaction between the bromine and the silicon atoms.  As a result, using HBr+Cl2 
chemistry as the back channel etchant should lead to highly anistropic n+ profile, which 
can be seen in the SEM images in figure 4-2.  The volatile product formed is SiBr4 [34].  
Other non-volatile etching by-product (SiBrX) can also be formed and deposited on the 
side-wall [35].  The C2F6 etching of the amorphous silicon film involves the chemical 
interaction between the fluorine and the silicon atoms.  Since the activation energy 
required is quite low (0.1eV), fluorine-based dry etching of silicon can be triggered with 
little or no ion bombardment [33].   
Figures 4-3 (bottom) and 4-4 (bottom) show the transfer characteristics of our a-
Si:H TFTs fabricated with 4 different BCE etchant chemistries.  The summary of their 
electrical parameters in the linear region of operation is shown in figure 4-6; the 
saturation region parameters are similar in values and trends and will not be shown here.  
These data represent the electrical characteristics of the a-Si:H TFTs with optimized da-
Si:H (Å): HBr+Cl2 (800), CCl2F2+O2 (1070), C2F6 (900), and KOH (1150).  The TFTs’ 
field-effect mobility, threshold voltage, and subthreshold swing values show no change 
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when different etchants were used.  This consistency among the extracted electrical 
parameters suggests that the density of states in the amorphous silicon film and the front 
channel interface do not change with the back channel etchant.  IOFF values for the dry-
etched a-Si:H TFTs have similar values, but the KOH etched TFT has approximately 1 
order of magnitude higher off-current value.  This is due to a layer of conductive residue 
left in the back channel of the TFT during the KOH etching of the amorphous silicon film 
[19].  According to our experiment, the presence of plasma does not significantly or 
permanently degrade the electrical performance of the a-Si:H TFT since their µEFF, VT, 












































Figure 4-6: Optimum a-Si:H TFTs’ field effect mobility, threshold voltage, 
subthreshold swing, and off-current values comparison. 
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because we observe no electrical degradation caused by plasma and radiation, and it 
offers excellent selectivity over a-SiNX:H (>200:1). 
 
4.4. Conclusion 
 Based on our experimental results, the deposition thickness of a-Si:H film for 
advanced a-Si:H TFT should be at least 1600 Å.  This allows the etching of the back 
channel a-Si:H film (~800Å) for the purpose of reducing IOFF without degrading, caused 
by an overetching of the a-Si:H, the electrical properties of the transistor.  We have 
shown that by utilizing RIE for the BCE process, we can obtain transistors with similar 
electrical characteristics as those etched with KOH.  There seems to be no significant 
correlation between the dry etch chemistry and the transistors’ device performance for the 
investigated etching chemistries in this work.  We recommend using HBr+Cl2 as the 
etching chemistry for the BCE process because it has reasonably high n+ a-Si:H etch rate 
(680 Å/min) and acceptable a-Si:H/n+ a-Si:H selectivity (1:1.7), and shows no negative 
impact on the electrical properties of the a-Si:H TFT with the tailored channel.  
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Active-matrix liquid crystal display (AM-LCD) and active-matrix organic light 
emitting display (AM-OLED) are two of the most prevalent applications that require the 
extensive use of hydrogenated amorphous silicon thin-film transistors (a-Si:H TFT) as 
the driving electronic for individual display pixels [1-3].  One important criterion for the 
a-Si:H TFT is to have a low off-current  to minimize the discharging of storage capacitors 
in the pixel electrode circuit during its driving stage, which would result in the 
degradation of the image quality over the frame time [1-6].  It is well known that the 
amorphous silicon film back surface conduction contributes to the increase in off-current 
[5, 6].  Among the four common transistor structures, the inverted back channel etch type 
TFT is especially susceptible to high rear surface conduction, because the amorphous 
silicon active layer is exposed during the plasma etching of the back channel [7-9].  Yet 
this structure is still being used due to its fabrication simplicity, high yield, and 
acceptable electrical characteristics [3, 10].  Various methods, ranging from passivation 
deposition to plasma treatment, have been proposed to reduce the effect of back surface 
conduction [3, 11, 12].  Since one of the factors that contributes to the generation of 
surface state arises from the metallic contamination during the reactive ion etch (RIE) of 
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the back channel [7], we propose a novel intentional over-etching technique to fabricate a 
novel a-Si:H TFT structure with recess source/drain electrodes that is designed to 
decrease the off-current of the a-Si:H TFT by reducing the metallic contamination of the 
back channel RIE step. 
 
5.2. Fabrication of the TFT with Recess Source/Drain Contacts 
We fabricated back 
channel etched type inverted 
staggered a-Si:H transistors with 
the tailored channel, based on the 
processing steps described in 
chapter 2 of this thesis, up to the 
molybdenum etching step of the 
source and drain (S/D) 
electrodes.  After the 
metallization of the S/D contact, 
we perform an intentional over-
etch process to recede the S/D 
contact electrodes,.  This over-
etch process undercuts the 
photoresist film by laterally 
etching the molybdenum film.  We fabricated 3 sets of transistors with different S/D 
recess depths (dREC): 0 (Conv. TFT), 2.5 (R-TFT1), and 10 (R-TFT2) kǺ.  To recede the 
PR Mo S/D 
Figure 5-1:  
dREC 
Cr n+ a-Si:H 
a-SiNX:H 
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S/D contact electrodes, we perform an intentional over-etch process.  To achieve dREC of 
0, 2.5, and 10 kǺ, the over-etch times were 0, 40, and 160 s, respectively.  This over-etch 
process undercuts the photoresist (PR) film by laterally etching the molybdenum film.  
Lastly, we dry-etched (HBr:Cl2 in 1:1 ratio) the n+ a-Si:H film, and 700 Ǻ of A2 in the 
channel region of the transistor using the LAM 9400 TCP-RIE with the PR film still on 
top of the molybdenum S/D electrodes.  All patterning steps were performed using 
contact photolithography via a MA-6 mask aligner.  The electrical characteristics of the 
conventional transistor, with dREC=0 kÅ, is used as the basis of comparison against the 
performance of the recess contact transistors R-TFT1 and R-TFT2 in order to quantify 
the effect of the S/D over-etch. 
      
a)        b) 
      
c)        d) 
Figure 5-2: Scanning electron microscope image of the a-Si:H TFT with normal S/D 





dREC= 1 µm 
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In figure 5-2, we present the cross-section scanning electron microscope (SEM) 
images of the a-Si:H TFTs with conventional S/D contact profile (a and b), and recess 
S/D contacts profile (c and d).  In figure 5-2 a), we see the Mo contact and Cr gate of the 
TFT, as well as their overlap (3 µm).  Figure 5-2 b) shows the S/D contact structure of the 
conventional TFT.  Figures 5-2 c) and d) show the transistor after receding 1 µm of the 
Mo contact, and we can see that the overlap between the gate and the S/D have been 

























5.3. Result and Discussion 
5.3.1. On- and Subthreshold Regions Electrical Characteristics 
From the TFTs’ output characteristics shown in Figure 5-3, we see that the 
transistors with different S/D contact profiles show similar on- region current levels for 
VGS = 5 to 20 V.  There is no visible current crowding at low VDS values, which indicates 
that the S/D contact resistances (RS/D) do not severely degrade the electrical performance 
of all three a-Si:H TFTs [15].  Next we examine in more detail the impact of the recess 
S/D profile on the electrical performance of the a-Si:H TFT.  Based on the transfer 
characteristics of the TFTs (figure 5-4), we can extract their electrical performance 
(figure 5-5) and contact resistance values (figure 5-6), and [13].  Figures 5-4 (bottom) and 
5-6 (top) demonstrate examples of the parameter extractions.  Given that the three TFTs 
discussed in this work have identical gate insulators and active materials, we expect their 
field-effect mobility, threshold voltage, and subthreshold swing values to be nearly 
identical.  This assumption has been experimentally verified, as seen in figure 5-5.  The 
only question remains is the change, if any, in the transistors’ contact resistance and IOFF.  
It is well-known that the gate and source/drain overlap of a TFT influences its contact 
resistance [16].  Since the overlapping area between the molybdenum S/D and the 
chromium gate decreases linearly with increasing dREC, it would be reasonable to assume 
that R-TFT1 and R-TFT2 will have higher contact resistance values than Conv. TFT.  
However, we see from figure 5-6 that all three transistors have similar RS/D values, for 
VGS ranging from 2 to 20 V.  This indicates that the recess contact TFTs shown in this 
work do not suffer any electrical performance degradation caused by the devices’ contact 
resistance, and the contact resistance is mainly controlled by the n+ a-Si:H/a-Si:H 
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Figure 5-4: Linear (top) and saturation (middle) regions transfer characteristics of the 
three types of a-Si:H TFT structures presented in this work.  The bottom plot shows an 
example of the parameter extraction. 
 














































































































interface and the thickness of the a-Si:H layer.  The minimum contact resistance is 130 
MΩ and ∆L is 3µm for the conventional TFT and the recess S/D TFT.  These values 
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Figure 5-5: Summaries of the extrinsic electrical performance of the a-Si:H TFT’s 
fabricated using the conventional processing steps (Conv. TFT), and with the inclusion 





Figure 5-6: The extraction of RS/D for R-TFT1 is shown in the top figure.  The bottom 
figure shows the source/drain contact resistance values for all three transistors 
structures at different gate biases. 
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5.3.2. Off Region Electrical Characteristics 
In the transistors’ off region of operation, the drain currents for TFT with dREC of 
2.5 and 10 kÅ decrease by ~1 order of magnitude as compared to the Conv. TFT (dREC=0 
Å), as seen in figure 5-5.  This reduction is believed to be related to the decrease in the 
molybdenum complexes (e.g. MoClX) in the TFT channel [7].  Choe and Kim have 
shown that the presence of molybdenum in the channel region, as a result of the ion 
bombardment in the RIE during the back channel etch, increases the off-current 
drastically.  Complete exposure of the molybdenum S/D can cause IOFF to reach as high 
as 10-9 A.  On the contrary, by masking the top surface of the molybdenum with a layer 
of photo-resist, IOFF becomes as low as 10-13 A [7].  We believe that the IOFF decrease 
observed in the present study occurs because by performing the recess etch step to the 
S/D molybdenum pads, the metallic layer is concealed from the plasma during the back 
channel etch process, thus reducing the possibilities of depositing Mo complex on the 
back channel of the amorphous silicon TFT.  Additionally, only 2.5 kÅ of over-etching is 
needed to reduce the TFT off-current values. 
 
5.3.3. Possible Advantage of this Structure 
While this study focuses on the d. c. analysis of the recess S/D contact transistor, 
the reduction between the gate and source/drain overlap could also improve its a. c. 
characteristics by decreasing the parasitic capacitance.  The reduction in gate-to-S/D 
capacitance is necessary for high-resolution flat-panel displays as it minimizes image 
distortion [17-20].  During the end of the programming stage of an AM-LCD pixel 
electrode circuit, an unwanted voltage drop (feed-through voltage) on the storage 
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capacitor can occur due to the capacitive coupling between the scan line and the gate of 
the driving TFT via a parasitic capacitor [21].  This parasitic capacitor exists because the 
gate and the source electrodes of the switching TFT overlap, and creates a small MIS 
capacitor.  The overlapping area is directly proportional to the parasitic capacitance, and 
therefore the feed-through voltage value.  Our novel recess S/D TFT has a reduced 
overlap between the source/drain and the gate metal electrodes because of the intentional 
over-etch process of the molybdenum contacts.  Therefore, we believe that on top of its 
lower leakage current characteristics, its gate-to-source parasitic capacitance value will 




By introducing an intentional over-etch (2.5 kÅ) of the molybdenum source and 
drain contacts of the a-Si:H TFT, we were able to reduce the off region current by one 
order of magnitude by diminishing the introduction of metal contaminants over the back 
channel during the RIE process.  This over-etch step minimizes the molybdenum 
contaminants in the back channel of the transistor.  Under moderate gate bias (VGS < 20 
V), which is common for most flat-panel display applications, the transistor suffers no 
electrical performance degradation.  It is also expected that the IOFF value will be more 
uniform across a large area for such device.  Moreover, the fabrication process of this 
recess source/drain contact TFT requires no additional photolithography step, and can be 
performed by simply extending the etching time of the source and drain contacts.  This 
over-etch step should be performed after the S/D definition, and before the back channel 
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etch process to conceal the molybdenum metal from the plasma in the RIE.  The 
alternative solution could b to perform the over-etch step after the back channel 
definition.  Additionally, this new TFT structure is expected to have faster a. c. response 
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High Temperature Electrical Performance and Stability  
 
6.1. Introduction 
It is well known that the traditional a-Si:H TFTs suffer from electrical 
degradation, namely the positive-direction threshold voltage shift (∆VT).  This 
degradation causes non-uniformity in the transistors’ performance across the FPD [1-5].  
This inconsistency directly impacts the luminance of the organic light-emitting diode 
(OLED) in each pixel of the AM-OLED [6-10].  The a-Si:H TFT with the tailored 
channel is not immune from these deleterious effects [11], thus necessitating a thorough 
study of the mechanics of these device stability issues. 
Positive threshold voltage shift is due to the trapping of electrons in the 
hydrogenated amorphous silicon nitride gate insulator (a-SiNX:H) [12, 13] and near the a-
SiNX:H/a-Si:H interface [14, 15], the creation of meta-stable states in the amorphous 
silicon [16, 17], or a combination of both mechanisms [18, 19].  Threshold voltage shift 
appears to be larger at elevated temperatures, because the trapping of electrons and states 
creation are both thermally activated processes [14].  Incidentally in AM-OLED, joule 
heating from the organic light-emitting diodes can reach up to 86ºC during its operation 
[20], which means the temperature inside an AM-OLED can reach a comparable level.  
Thus transistors in AM-OLEDs may operate under elevated temperature, where the 
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threshold voltage degradation mechanisms mentioned above are accelerated.  An increase 
in the threshold voltage leads to the decrease in the drain current if both gate and drain 
voltages remain the same on a given transistor.  Positive threshold voltage shift of the 
driving transistors in a pixel-electrode circuit of AM-OLED can lower the OLED’s 
luminance, [21-23] since it is proportional to the current provided by the a-Si:H driving 
transistor [24].  This degradation negatively impacts the viewing quality of the AM-
OLED. 
In this study we examine our a-Si:H TFT’s electrical characteristics, as well as its 
threshold voltage stability under extended application of current and voltage stresses at an 
elevated temperature.  We combine the experimental results from our TFT stability 
measurements with a computational simulation to quantify the effect of TFT threshold 
voltage shift on the overall performance of an AM-OLED pixel electrode circuit.   
 
6.2. Experimental 
All electrical measurements were carried out in a Karl Suss probe station.  The 
device temperature was regulated by means of a heated chuck and a Signatone 
temperature controller with a precision of 0.1 K.  Electrical characteristics were measured 
using an HP 4156A Parameter Analyzer via the Metrics Interactive Control Software on a 
computer.  We measured both the linear (VDS<VGS-VT) and saturation (VD-SAT>VGS-VT) 
region transfer characteristics of our a-Si:H TFT at measurement temperatures (TMEAS) 
ranging from 293 to 353 K; VDS, VD-SAT, VGS, and VT denote the drain, saturation drain, 
gate, and threshold voltages, respectively.  Prior to the measurement, all TFTs were 
annealed at 473 K for 1 hr in a nitrogen oven.  The chuck was first heated to the desired 
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TMEAS before the a-Si:H TFTs with the tailored channel were placed on top of it.  We 
allowed a 10 min stabilization time before the electrical measurement to avoid recording 
artifacts from thermal shock.  For the electrical measurement of the TFT’s transfer 
characteristics operating in the linear region, the parameter analyzer internally grounded 
the source terminal, applied a constant voltage of 0.1 V on the drain terminal, and swept 
the voltage on the gate terminal from -10V to 20V with a 0.1 V interval.  For the 
saturation region transfer characteristics, the setup was identical to that of the linear 
region, except the analyzer internally synchronized the drain and gate terminals to the 
same bias instead of applying a constant bias on the drain terminal.  The currents flowing 
into the drain, gate, and sources were collected by the parameter analyzer, with currents 
flowing into the terminals denoted as the positive direction.  Throughout the 
measurement of the electrical characteristics, the TFTs remained at a specific TMEAS, with 
fluctuation less than 0.1 K.  Each transistor was measured only once at TMEAS to avoid 
electrical and thermal stresses.   
We also study the effects of prolonged application of bias stresses at an elevated 
temperature of 353 K (TSTR).  During the bias temperature stress (BTS) experiments, 
constant biases were applied continuously to the gate, drain, and/or source of the TFTs. 
At specified intervals, the biases were suspended for less than 10 s to measure the 
saturation transfer characteristics of the transistors without changing the temperature of 
the transistor substrates, or TMEAS=TSTR.  The duration of the electrical stress applied to 
the TFT is denoted as the stressing time (tSTR).  We acknowledge that there will be some 
unwanted errors from this style of measurement.  First, the interruption of the bias stress 
to measure the transfer characteristics allows the restoration of charges, and second, the 
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application of voltages when taking the drain current versus gate-to-source voltage (ID-
VGS) characteristics can add additional stress to the a-Si:H TFT.  However, the 
contributions from both factors should not skew the degradation behavior significantly 
over a long period of time, as both the interruptions and the measurements last only a few 
seconds.  Four BTS experiments were carried out with the following biasing conditions: 
a) VGS=VDS= 40 V, b) VGS=40 V and VDS=0 V, c) VGS=40 V and the drain was floating, 
and d) VGD=40 V and the source was floating (figure 6-1). 
Current temperature stress 
(CTS) measurements were also 
performed.  During the CTS 
experiment, a constant electrical 
current (ISTR) was applied to the 
drain of our a-Si:H TFT at 
TSTR=353 K.  There were two 
different TFT biasing schemes for 
the CTS experiments: CTS 1 and 
CTS 2.  For CTS 1, the gate was 
biased at 20 V while the ISTR was 
applied to the drain of the TFT.  
For CTS 2, the gate and the drain 
terminals were externally shorted 
together (VDS(t)=VGS(t)) during the 
CTS experiments, which meant the 





























Figure 6-1: BTS experimental setups for four 
a-Si:H TFT stressing conditions described in 
the text. 
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ISTR going into the drain also set up the bias on the gate (figure 6-2).  CTS 1 is equivalent 
to operating the TFT in the linear region, and CTS 2 operates in the saturation region.  
The measurement technique, stress duration, and measurement time intervals were the 
same as the BTS experiments.  Stress current ranges from 10 nA to 5.5 µA to reflect the 
current levels required to drive an OLED pixel of a XGA display [25].   
It is important to emphasize that BTS and CTS apply electrical stresses to 
transistors differently over a long period of time.  In BTS the biases at the gate, drain, and 
source are biased at constant voltages throughout the stressing experiment; this means 
that the band bending in the amorphous silicon reduces over time because the electrons 
trapped near the a-Si:H/a-SiNX:H interface shield the mobile electrons in the channel.  On 
the contrary, the gate and/or drain voltages in the CTS experiment increases over time to 
maintain the stressing current that would otherwise decrease due to electrical stress 
induced degradation (shift towards more positive VGS) of the a-Si:H TFT’s.  The increase 
in biasing voltages keeps the band bending in the a-Si:H constant.  In the BTS 
experiment, the current 
decreases and the bias 
remains constant, while in 
the CTS experiment the 
bias increases and the 
current remains the same.  
These discrepancies lead to 
difficulties when 
comparing results collected 
Figure 6-2: CTS experimental setups used in this 
work: CTS 1 (VGS=20 V) and CTS 2 (VGS=VDS).  
The stress current (ISTR) levels are 10 nA, 500 nA, 














from BTS and CTS experiments.  Lastly, the actual temperature inside the amorphous 
silicon bulk may exceed TSTR by almost 50 K due to joule heating from the electrical 
current.  However, since this study focuses on the operation of TFTs at higher external 
temperature, we present the cumulative effect of external and internal heating on the 
thermal degradation mechanism for the TFTs.  
 
6.3. Results and Discussion 
6.3.1. Temperature Effect on the a-Si:H TFT 
From the transfer characteristics of the a-Si:H TFT with the tailored channel (figure 
6-3), we extracted the field-effect mobility (µEFF), threshold voltage (VT), and 
subthreshold swing (S) of the transistors at different measurement temperatures (figure 6-
4).  Experimental data were fitted to the transistor square law equations based on the 
gradual channel approximation for linear and saturation regions of operation to obtain the 
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Even though the amorphous silicon transfer characteristics can deviate from ideal with 
non-linear transfer characteristics (i.e. exponent of VGS-VT term is not 1), we use data 
range from 10-90 % of ID(VGS=20 V) in order to compare different µEFF values [27].  If 
the exponent of VGS-VT changes with the temperature, µEFF will have different units (cm2 
V-exp s-1 instead of cm2 V-1 s-1) and can no longer be evaluated fairly.  Our choice of 
using 10-90% data range is justified by the consistency of both the linear and saturation 
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region transfer characteristic curvatures within this range: the mean exponents based on 
the non-linear [27] fit are 1.061 with a standard deviation of 0.0007 in the linear region, 
and 1.068 with a standard deviation of 0.001 in the saturation region, respectively, for 
TMEAS ranging from 293 to 353 K.  The S values were extracted by selecting a set current 
 












































































Figure 6-3: Linear and saturation transfer characteristics of a-Si:H measured 
from (TMEAS) = 293 to 353K. 
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value for each region of operation, 0.1 nA for the linear and 1 nA for the saturation, as 
the center value, and fitting a straight line to three data points near the center (center 
value, plus one point above and below it).  The inverse of the slope of the straight line is 
defined as the subthreshold swing value.  This method defines S at a given current 
density level, which allows an unbiased comparison of the TFT characteristics at 
different TMEAS [28].  Both µEFF and S increase with temperature, while VT decreases with 
increasing temperature.  Details of the physics dictating these behaviors have been 
addressed by numerous groups [17, 18, 29, 30].  Larger mobility values at higher 
Figure 6-4: Field effect mobility, threshold voltage, and subthreshold swing 
change with the measurement temperature.  Symbols represent experimental data 
and lines are numerical fit. 









































temperatures suggests that the transport of carriers obey the multiple trapping model 
described by LeComber and Spear [31] as well as Tiedje et al. [32].  In the multiple 
trapping model, electrons at high temperature (>240 K) moves through amorphous silicon 
by alternating between drifting along the extended states of the conduction band, and 
residing in localized deep gap states.  The transition between the two modes is due to the 
trap and thermal release of carriers, which causes the increase in the mobility at a higher 
temperature as electrons escape from the deep traps more frequently.   The relation 
between the mobility and temperature in the multiple trapping model is exponential in 







−= µµ .        (6-3) 
In (6-3), µO is the mobility prefactor and ED is the electron mobility activation energy; 
our TFT has ED of 
87.5meV and µO of 
18.67 cm2 V-1 s-1 in the 
linear region and 
81.1meV and 15.70 cm2 
V-1 s-1 in the saturation 
region (figure 6-5).   
The activation 
energy signifies the 
energy difference 
between the edge of Figure 6-5: Field-effect mobility variation as 
function of 1/TMEAS for a-Si:H TFT used in this 
work. 































conduction band (EC) and the Fermi level (EF); it equates to the average energy required 
for the electrons trapped in the localized states to gain in order to jump into the extended 
states [32, 33].  One note we need to emphasize is that the temperature has the same 
effect on both field-effect mobility and drift mobility [34], which means that the 
temperature effect is intrinsic to the amorphous silicon, not dependent on the device 
geometry or operation.   
Lustig et al. also attributed it to a decrease in contact resistance at an elevated 
temperature.  Based on a simulation of the a-Si:H TFT with different source/drain contact 
resistance values, field-effect mobility increases from 0.6 to 1.1 cm2 V-1 sec-1 when 
specific contact resistance decreases from 0.9 to 0.2 Ω-cm2 [35].  Based on a simulation 
of the a-Si:H TFT with different source/drain contact resistance values, field-effect 
mobility increases from 0.6 to 1.1 cm2 V-1 s-1 when the specific contact resistance 
decreases from 0.9 to 0.2 Ω-cm2 [35].  However, it is unlikely for the specific contact 
resistance to decrease by a factor of 4 with a temperature increase of 60 K.  This leads us 
to conclude that even though the contact resistance may decrease with the increasing 
temperature, the primary cause for the observed mobility increase comes from the 
thermal activation of the electron transport within the device channel.   
The threshold voltage decreases with the increasing temperature because a lower 
surface potential is needed to release the trapped electrons in the bulk amorphous silicon 
from the localized states into the extended states at an elevated temperature [36].  
Moreover, the surface state ionization at the a-SiNX:H/a-Si:H interface also contributes to 
this decrease [37].  As free electrons from both ionization processes accumulate near the 
interface, the surface band bending increases, and the Fermi level at the interface moves 
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closer toward the conduction band.  A linear equation is used to describe the threshold 
voltage dependence on the transistor operating temperature [29]: 
)()()( OMEASOTMEAST TTTVTV −−= α .     (6-4) 
TO is the room temperature in Kelvin and α is an empirical parameter extracted from 
experiment: for our devices we obtain α values of 0.012 for the linear region and 0.01 for 
the saturation region, and VT(TO) values of 2.15 V for the linear region and 1.78 V for the 
saturation region, respectively.  The ionization of both bulk and interface states is also 
responsible for the increase in subthreshold swing with the temperature.  More available 
states in both the deep and shallow states at a higher temperature leads to larger S value 
because the Fermi level sweeps at a slower rate due to the pinning of unoccupied states.  


















,     (6-5) 
we found that for TMEAS of 293.15 to 343.15 K, Nbs changes from 1.4x1017 to 1.9x1017 
cm-3 eV-1 for the linear region and from 9.8x1016 to 1.07x1017 cm-3 eV-1 in the saturation 
region when Nss is assumed to be 0.  Similarly Nss in the same TMEAS range changes from 
9.63x1011 to 1.12x1012 cm-2 eV-1 for the linear region and from 8.01x1011 to 8.38x1011 
cm-2 eV-1 in the saturation region when Nbs is assumed to be 0.  In this equation, εi and εs 
are the a-SiNX:H and a-Si:H dielectric constants, respectively.  Even though this 
calculation does not separate the bulk and surface states when calculating the 
subthreshold swing value, we see that both can increase with the operating temperature of 
the transistor.   
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We extracted the drain current activation energy (EAC) at different gate biases 
following method described by Lustig and Chen [30, 39, 40], and the resulting activation 
energies for different VGS values are shown in figure 6-6. The drain current activation 
energy decreases from 112 to 90 meV in the linear region, and 120 to 75 meV in the 
saturation region when VGS increases from 2 to 20 V.  This trend is consistent with results 
reported by Lustig and Chen, but the range is lower: their drain current activation energy 
values decrease from about 500 to 50meV as VGS increases from 2 to 20V for both linear 
and saturation regions.  This activation energy represents the average energy required for 
the electrons to escape from the less mobile deep trap states into the more mobile band 
tail states [37].  Naturally as band bending increases, as a result of the application of gate 
voltage, this energy decreases because the Fermi level moves closer to the edge of the 
conduction band tail states.  More importantly, the range of EAC value is indicative of the 
electronic quality of the amorphous silicon.  For a steep conduction band tail slope, the 
Fermi level lies closer to the conduction band edge due to less pinning effect, which 
results in a smaller EAC.  On the contrary, a lower electronic quality amorphous silicon 
will have a higher range of values of activation energy.  Chen computed the a-Si:H TFT 
drain current activation energy values for the gate voltage ranging from 0 to 20V with 
different conduction band tail slope values [35].  Based on his simulation results [35], our 
amorphous silicon has a conduction band tail slope around 28±3 meV. 
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The dual a-Si:H and 
a-SiNX:H layers TFT shows 
promising linear region 
electrical performance with 
a field-effect mobility of 
0.6 cm2 V-1 s-1, threshold 
voltage of 2.1 V, and 
subthreshold swing of 0.65 
V/dec at room temperature, 
and a field-effect mobility 
of 1.1 cm2 V-1 s-1, threshold voltage of 1.4 V, and subthreshold swing of 0.77 V/dec at 
353 K.  The drain current activation energy decreases from 120 to 90 meV as VGS 
increases from 2 to 20V.  The conduction band-tail slope is around 28 meV.  Compared 
to the state-of-the-art a-Si:H TFT with the active and gate insulator layers deposited using 
the conventional single-step processes, the a-Si:H TFT with the tailored channel shows 
promising electrical performance while having the advantage of a shorter overall 
deposition time. 
 
6.3.2. Bias Instability of a-Si:H TFT 
Figure 6-7 (top) shows the evolution of the saturation transfer characteristics with 
the stress time (tSTR) for BTS condition (a) in linear scale.  The device degradation is 
defined as the change in threshold voltage (∆VT) 
)0()( =−==∆ tVttVV TSTRTT .      (6-6) 
Figure 6-6: Drain current activation energy value 
versus gate voltage for linear (VDS=0.1V) and 
saturation (VDS=VGS) regions of device operation. 





















Threshold voltage is extracted from the saturation region transfer characteristic and the 
method of extraction is described in the previous section.  Each transfer curve in figure 6-
8 signifies the electrical performance of the a-Si:H TFT at a given tSTR.  As stressing time 
progresses, the curves shift to the right while the slope remains the same.  When using the 
linear fit extraction method described earlier, the field-effect mobility remains the same 
with increasing tSTR; we only need to address the increase in the threshold voltage. 
Figure 6-8 shows the variations of the ∆VT for the four BTS conditions described 
above (a, b, c, d), in both log and linear scales.  The largest degradation (b) occurs when a 
high electric field (1MV/cm) is setup across the entire gate insulator, assuming the entire 
 





















































Figure 6-7: Example of ID-SAT1/2 vs. VGS in the saturation region of operation 
during BTS (top) and CTS (bottom). 
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channel area is grounded by the source and drain terminals.  TFTs stressed under 
conditions (c) and (d) have similar ∆VT compared to condition (b).  Even though either 
the source or drain terminal is floating, the potential at the floating terminal should be 
similar to the grounded terminal because the current flow between the two terminals is 
negligible.  This suggests that the electric field profile across the gate insulator for 
conditions (c) and (d) is similar to that of condition (b), resulting in similar ∆VT.  The 
lowest shift occurs in condition (a), even though it is the only one with a current flow 
during the electrical stressing.  Our BTS experiments confirms observation made by other 
groups that a high drain current alone does not necessarily lead to a high threshold 
voltage shift in an a-Si:H TFT [19, 41].  This agrees with observation made by Powell et 
a.l, where they suggest a strong field dependence of the trapping mechanism in the a-
SiNX:H and near the a-SiNX:H/a-Si:H interface [19].  One theory that explains such 
observation is that the electron hopping at the Fermi level is proportional to the gate-
induced electric field [42].  In BTS condition (a), only the source region experiences high 
gate electric field, so the majority of electron trapping occurs near the source.  In BTS 
conditions (b), (c), and (d), however, the entire channel region of the TFT experiences a 
high electric field.  Thus the TFT stressed under these BTS conditions show larger 
threshold voltage shifts because electrons accumulated in the entire channel can hop 
along the Fermi level into the amorphous silicon nitride gate dielectric.  This result 
indicates that the most stable operational region for the a-Si:H TFT with the tailored 
channel is when the gate and drain electrical potentials are identical because the gate-
induced electric field near the drain region is minimized.  Under such biasing condition, 
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only the source region experiences a high gate-induced electric field.  Such region of 
operation is the saturation region of operation, where VGS<VDS-VT. 
 
6.3.3. Current Instability of a-Si:H TFT 
The extraction of device degradation for the CTS experiment is the same as for 
the BTS experiment: using the threshold voltage shift of the saturation transfer 
characteristics as the parameter to quantify electrical instability.  The TFT transfer 







































Figure 6-8: Variation of ∆VT with the stress time on both log (top) and linear 
(bottom) scales, at TSTR=353 K, for the following BTS conditions: a) 
VGS=VDS=40 V, b) VGS=40 V and VDS=0 V, c) VGS=40 V and the drain is 
floating, and d) VGD=40V and the source is floating. 
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tSTR of the a-Si:H TFTs under CTS is shown in figure 6-9 (symbols).  The top portion 
represents the CTS experiments conducted under linear region of operation (CTS 1) and 
the bottom portion represents the saturation region of operation (CTS 2).  The TFTs 
undergoing current temperature stress suffer larger device degradation when they operate 
in the linear region than the saturation region.  For example, with 500 nA of stress 
current, the transistor biased in CTS 1 condition has a ∆VT of almost 6 V after 10,000 s, 
where the TFT biased in CTS 2 only experienced a ∆VT of less than 1 V for the same 
TSTR and tSTR.  The transistors’ high temperature electrical stability improves up to a 
factor of five when changing the biasing condition from CTS 1 to CTS 2.  Under the 
more stable CTS biasing condition, namely CTS 2, the highest threshold voltage shift is 
less than 4 V when ISTR=5.5 µA, tSTR=10,000s, and TSTR=353 K.  This trend is consistent 
with the observation made in the BTS experiments.  Changing biasing condition on a 
transistor extends its operational lifetime: under CTS 1, an a-Si:H TFT with the tailored 
channel stressed with 5.5 µA of current at 353 K has a threshold voltage shift of 2 V after 
only 31 s, where as the TFT experiencing the same thermal (TSTR=353 K) and electrical 
(ISTR=5.5 µA) stress biased in CTS 2 condition reaches the same level of shift after 2600 
s. 
Based on the CTS experiments, we can see that the biasing conditions of the gate 
and drain are critical for minimizing the threshold voltage shift of our a-Si:H TFT.  Two 
identical TFTs can suffer different threshold voltage shifts while driving the same 
current, if the gate-to-drain electric fields are different.  In the case of CTS 1 biasing, a 
large fraction of the gate insulator experiences a high electric field, up to 0.5 MV/cm near 
the source region and 0.35 MV/cm near the drain region for ISTR=5.5 µA.  The large gate 
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field accelerates electrons into the insulator and causes the formation of trapped charges 
near the a-Si:H/a-SiNX:H interface.  On the contrary, the same TFT undergoing CTS with 
the gate and drain shorted together (CTS 2) experiences much less electrical degradation, 
even if the stress current and temperature are identical.  This is due to a reduction of the 
electric field across the gate insulator by biasing the gate and drain at the same potential: 
for ISTR=5.5 µA, the highest value of the gate-induced electric field (0.32 MV/cm) occurs 
at the source, and no vertical electric exists at the drain.  The calculation of electric field 
is done by dividing the gate voltage by the total gate insulator thickness; this calculation 
assumes that all the applied voltages are dropped across the gate insulator.  Under this 
condition, only electrons close to the source get accelerated and injected into the gate 
insulator as trapped charges that contribute to a positive direction threshold voltage shift.  
Electrons near the drain region only experience a lateral electric field.  Since the electron 
hopping via EF is gate-field dependent, CTS 2 results in smaller threshold voltage shift 
than CTS 1 because: (i) field induced trapping only occurs near the source region instead 
of the entire channel, and (ii) the vertical electric field near the source is reduced by 
40 %, from 0.5 to 0.32 MV/cm.  Under CTS 2 stressing condition, the maximum 
threshold voltage shift we observe is less than 4V when ISTR=5.5 µ, TSTR=353 K, and 
tSTR=10,000s. 
We demonstrated that transistors operating in the saturation region suffer less 
electrical characteristic degradation during the electrical stress due to a reduction of gate-
induced electric field.  We would like to emphasize that this reduction physically can 
translate to decreases in charge trapping, creation of meta-stable states, or a combination 
of both mechanisms that contribute to the threshold voltage instability.  This concept is 
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fully applicable to a current-driven AM-OLED circuit: driving TFTs in AM-OLED 
should ideally operate in the saturation region, because it makes the drain current 
invariant to the drain voltage, and is only controlled by the gate voltage [43]. 
 
  
6.4. Impact of the Threshold Voltage Shift on AM-OLED 
In this section, we evaluate the impact of the threshold voltage degradation on the 
electrical performance of a pixel electrode circuit for AM-OLED proposed by Lin et al. 










































Figure 6-9: CTS induced ∆VT extracted from figures with stress temperature 
at TSTR=353 K for VGS=20 V (top) and VGS(t)= VDS(t) (bottom). 
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10) [21], VSCAN turns on switching transistors T1 and T2 to allow the data current (IDATA) 
to charge the storage capacitors CST1 and CST2.  As the pixel electrode circuit switches 
from the on-state to the off-state, VSCAN turns T1 and T2 off while VCTRL turns T4 on.  
Charges stored in CST1 and CST2 during the on-state remain as T2 is turned off, however 
VB-ON changes from its on-state value, as determined by IDATA, to its off-state value (VB-


















Figure 6-10: Schematic diagram of current-driven AM-OLED pixel 
electrode circuit proposed by Lin et al [21]. 
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With VB-OFF holding its off-state value, it determines the amount of OLED current (IOLED) 
flowing through T4, T3, and the OLED during the off-state of operation.  Figure 6-11 
shows the timing diagram of the pixel electrode circuit. 
 
The threshold voltage shift compensation takes place because VB-ON is determined 
by IDATA, µEFF, CINS, VT, W, and L of T3; it will automatically adjust with the changing 
threshold voltage of T3 to allow IDATA to flow through.  The following equation is 
modified from (6-2), and replaced with the variables discussed in this section to show the 


























.     (6-8) 
The symbols VT and ∆VT stand for the initial threshold voltage value and the change in 
the threshold voltage, respectively.  The value in the parenthesis represents the total 
threshold voltage of T3.  It is clear that even though VB-ON is set by IDATA, it increases 
linearly with ∆VT to achieve the compensation effect to the threshold voltage instability.  
Therefore, ideally any threshold voltage shift of T3 will be fully compensated through 
IDATA by increasing the voltage at VB and VA nodes, and the off-state OLED current will 

























































































µ .   (6-12) 
We can see from the above OLED current equation that the threshold voltage shift has no 
effect on the OLED current in the ideal case.  However, another factor could influence 
IOLED: threshold voltage shift of T4 along with the channel length modulation effect of 
T3.  Our analysis will focus on the ∆VT of T4 during the off-state, with the assumption 
that T3’s ∆VT can be fully compensated.  Even though T4 is defined as a switching 
transistor, it experiences the same amount of current flow as the driving transistor (T3) 
throughout the off-state.  During the on-state of the circuit, T4 provides the data current 
to the OLED, and a positive threshold voltage shift of T4 results in a decrease in the 
OLED current during the off-state.  This is caused by the effective increase in the channel 
resistance associated with the threshold voltage degradation of T4, and the channel length 
modulation of T3 [21].  As T4’s channel resistance increases, a larger voltage drops 
across its source and drain, which leads to a smaller voltage drop across the source and 
drain of T3.  This causes the T3 drain current to decrease because of the channel length 
modulation factor, along with the OLED luminance.  Quantitatively this decrease in 
OLED current can be computed by solving the OLED current equations flowing through 
T3 and T4 simultaneously.  We developed the following equations to describe the 
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relation between ∆VT and ∆IOLED caused by T4’s electrical instability (∆VT4) and T3’s 


















I ∆+−−= µ .    (6-14) 
We simplified the mathematics by setting the voltage across the OLED (VOLED) as the 
reference: VCTRL’ = VCTRL-VOLED, VA’ = VA-VOLED, and VB-OFF’ = VB-OFF-VOLED.  The 
channel length modulation factor is set at 0.05 V-1, and we assume that T3 and T4 have 
identical transistor geometric and electrical parameters.  By setting the two OLED 
equations equal to each other, we can solve the value of VA’ using the quadratic formula 









= ,       (6-16) 
where A = 1, B = [2(VSCAN’-(VT+∆VT4))+λ(VB-OFF’-VT)2], and C = [(VSCAN’-
(VT+∆VT4))2-(VB-OFF’-VT)2].  It is important to clarify that we only account for the 
channel length modulation of T3, not T4.  Moreover we assume the ideal case where 
charges stored on CST1, CST2, and the gate of T3 remain constant throughout the off-state, 
with negligible dielectric leakage and charge injection from T2.  Based on (13, 14), we 
plot the simulated result for the OLED current decrease (∆IOLED), as defined by equation 
5 in [21], with respect to the threshold voltage shift of T4 for the IOLED values ranging 
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from 0.1 to 4 µA (figure 6-12).  This range is selected to reflect current values necessary 
 
to drive an OLED in XGA displays at various gray scales [21].  At a given IOLED, there is 
a linear dependence between the OLED current decrease and T4’s threshold voltage 
Figure 6-11: Timing diagram of current-driven AM-OLED pixel 
electrode circuit proposed by Lin et al [21]. 
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increase: a ∆VT increase from 1 to 7 V causes ∆IOLED to increase from 2.5 to 17.1 % for 
IOLED=4 µA.  Moreover, for a constant ∆VT4, the ∆IOLED increases with IOLED as seen in 
the inset of figure 6-12, where we plot the ∆IOLED versus IOLED for ∆VT ranging from 1 to 
4 V.  OLED current degradation occurs in the presence of ∆VT regardless of the 
magnitude of the actual OLED current level.  Based on our CTS experimental result, we 
see that after applying ISTR of 5.5 µA for 1000 s at 353 K, if T4 is biased in CTS 2 mode, 
the ∆IOLED will be 2.9 % when driving an IOLED of 4 µA.  This OLED degradation 




























Figure 6-12: Simulated OLED current decrease with T4 threshold 
voltage shift and T3 channel length modulation factor of 0.05.  The 
inset shows ∆IOLED with IOLED ranging from 0.1 to 4µA for ∆VT of 
0 to 4V. 
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increases to 16.2 % if the biasing scheme for T4 is CTS 1.  This drastic change suggests 
that all transistors in pixel electrode circuit should be biased in CTS 2 scheme to prolong 
the operation of the entire display panel. 
 
6.5. Conclusion 
We have shown that the amorphous silicon thin-film transistors deposited at a 
high rate have a promising electrical performance, with an acceptable field-effect 
mobility and a low drain current activation energy.  Our a-Si:H TFT, which has a 
relatively small W/L ratio, can withstand up to 5.5 µA of current stress for 10,000 s at 
353 K and still suffers a ∆VT of less than 4 V, which shows comparable electrical 
stability properties compared to the TFTs fabricated using the conventional deposition 
method.  The transistors operating in the saturation region undergo less threshold voltage 
shift during the electrical stressing than the same transistors operating in the linear region.  
This trend was observed in both CTS and BTS experiments.  For the AM-OLED pixel 
electrode circuit studied in this thesis, the application of 5.5 µA of continuous stress 
current for 1000 s at 353 K causes a threshold voltage shift of 1.2 V, which translates to a 
2.9% decrease for the OLED current of 4 µA.  Changing the operating condition of a-
Si:H from the linear to the saturation region in a pixel electrode circuit alone can achieve 
a factor of five improvement in the circuit electrical stability.  This technique can 
improve the stability of TFT regardless of its electrical performance and quality because 
it does not require making any fundamental changes to the TFT.   
For engineers designing circuit for AM-OLED, we recommend that all driving 
transistors to be maintained in CTS 2 condition at all time to minimize electrical 
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degradation.  Also it is recommended that the a-Si:H TFT’s ∆VT to be less than 3 V 
during the operation of the AM-OLED’s.  Such ∆VT is expected to produce ∆IOLED of 
5.8 % for IOLED=0.1 µA to 7.3 % for IOLED=4 µA, which is acceptable for many display 
applications.  In order for the AM-OLED to be fully commercialized, much work is 
needed to optimize its packaging, circuit design, and OLED performance.  It is unclear 
when this technology will, if possible, replace AM-LCD as the dominant FPD.  However, 
we have shown that the multi-layer a-Si:H TFT technology presented in this work is 
capable, both in terms of electrical performance and stability, of being used as the driving 





1. R. A. Street, Ed., Technology and Application of Amorphous Silicon, New York, 
NY, Springer 2000. 
2. J. Kanicki, Ed. Amorphous and Microcrystalline Semiconductor Devices: 
Optoelectronic Devices, Boston, MA, Artech House 1991. 
3. N. Ibaraki, M. Kigoshi, K. Fukuda, and J. Kobabyashi, “Threshold voltage 
instability of a-Si:H TFT’s in liquid crystal displays,” Journal of Non-Crystalline 
Solids, vol. 115, no. 1-3, pp. 138-140, Dec. 1989. 
4. C.S. Chiang, J. Kanicki, and K. Takechi, “Electrical instability of hydrogenated 
amorphous silicon thin-film transistors for active-matrix liquid-crystal displays,” 
Japanese Journal of Applied Physics, Part 1: Regular Paper & Short Notes & 
Review Papers, v. 37, no. 9A, pp. 4704-4710, Sep. 1998. 
5. M. J. Powell and D. H. Nicholls, “Stability of amorphous-silicon thin-film 
transistors,” IEE Proceedings: Solid-State and Electron Devices, vol. 130, no. 1, 
pp. 2-4, Feb. 1983. 
6. A. Kuo, T. K. Won, and J. Kanicki, “Advanced multilayer amorphous silicon 
thin-film transistor structure: film thickness effect on its electrical performance 
and contact resistance,” Japanese Journal of Applied Physics, to be published 
7. Y. He, R. Hattori, and J. Kanicki, “Current-source a-Si:H thin-film transistor 
circuit for active-matrix organic light-emitting displays” IEEE Electron Device 
Letters, vol. 21, no. 12, pp. 590-592, Dec. 2000. 
8. A. Nathan, G. R. Chaji, and S. Ashtiani, “Driving schemes for a-Si and LTPS 
AMOLED displays” Journal of Display Technology, vol. 1, no. 2, pp. 267-277, 
Dec. 2005. 
9. R. Oritsuki, T. Horii, A. Sasano, K. Tsutsui, T. Koizumi, Y. Kaneko, and T. 
Tsukada, T. “Threshold voltage shift of amorphous silicon thin-film transistors 
during pulse operation,” Japanese Journal of Applied Physics, Part 1: Regular 
Papers & Short Notes & Review Papers, vol. 30, no. 12B, pp 3719-3723, Dec. 
1991. 
10. Y. Fujimoto, “Study of the Vth shift of the thin-film transistor by the bias 
temperature stress test,” IBM Journal of Research and Development, vol. 36, no. 
1, pp 76-82, Jan. 1992. 
 131 
11. S. Ashtiani, J. Shahin, P. Servati, D. Striakhilev, and A. Nathan, “A 3-TFT 
current-programmed pixel circuit for AMOLEDs,” IEEE Transaction on Electron 
Devices, vol. 52, no. 7, pp 1514-1518, Jul. 2005. 
12. V. Gelatos and J. Kanicki, “Bias stress-induced instabilities in amorphous silicon 
nitride/hydrogenated amorphous silicon structures: is the `carrier-induced defect 
creation' model correct?” Applied Physics Letters, vol. 57, no. 12, pp. 1197-1199, 
Sep. 1990. 
13. F. Libsch and J. Kanicki, “Bias-stress-induced stretched-exponential time 
dependence of charge injection and trapping in amorphous thin-film transistors,” 
Applied Physics Letters, vol. 62, no. 4, pp. 1286-1293, Mar. 1993. 
14. M. J. Powell, “Charge trapping instabilities in amorphous silicon-silicon nitride 
thin-film transistors,” Applied Physics Letters, vol. 43, no. 6, pp. 597-599, Sep. 
1983. 
15. T. L. Chu, J. R. Szedon and C. H. Lee, “The preparation and C-V characteristics 
of Si-Si3N4 and Si-SiO2-Si3N4 structure,” Solid State Electronic, vol. 10, no.9, pp. 
897-905, Sep. 1967. 
16. R. B. Wehrspohn, M. J. Powell, and S. C. Deane, “Kinetics of defect creation in 
amorphous silicon thin film transistors,” Journal of Applied Physics, vol. 93, no.9,  
pp. 5780-5788, May 2003. 
17. M. J. Powell, C. Van Berkel and S. C. Deane, “Instability mechanisms in 
amorphous silicon thin film transistors and the role of the defect pool,” Journal of 
Non-Crystalline Solids, vol. 137-138, pt. 2, pp. 1215-1220, Dec. 1991. 
18. M. J. Powell, I. D. French and J. R. Hughes, “Evidence for the defect pool 
concept for Si dangling bond states in a-Si:H from experiments with thin film 
transistors,” Journal of Non-Crystalline Solids, vol. 114, pt. 2, pp. 642-644, 1989. 
19. M. J. Powell, C. Van Berkel, I. D. French and D. H. Nicholls, “Bias dependence 
of instability mechanisms in amorphous silicon thin-film transistors,” Applied 
Physics Letters, vol. 51, no. 16, pp. 1242-1244, Oct. 1987. 
20. X. Zhou, J. He, L. S. Liao, M. Lu, X. Ding, X. Hou, X. M. Zhang, X. Q. He and 
S. T. Lee, “Real-time observation of temperature rise and thermal breakdown 
processes in organic LEDs using an IR imaging and analysis system,” Advanced 
Materials, vol. 12, no. 4, pp. 265-271, Apr. 2000. 
21. Y. C. Lin, H. P. Shieh, and J. Kanicki, “A novel current-scaling a-Si:H TFTs pixel 
 132 
electrode circuit for AM-OLEDs,” IEEE Transaction on Electron Devices, vol. 52, 
no. 6, pp. 1123-1131, Jun. 2005. 
22. A. Nathan, K. Sakariya, A. Kumar, P. Servati, and D. Striakhilev, “Amorphous 
silicon back-plane electronics for OLED displays,” LEOS 2002. 2002 IEEE/LEOS 
Annu. Meeting Conf. Proc. 15th Annu. Meeting of the IEEE Lasers and Electro-
Optics Society, vol. 1, pt. 1, pp. 303-304, 2000. 
23. S. Ashtiani, J. Shahin, G.. Reza Chaji, and A. Nathan, “AMOLED pixel circuit with 
electronic compensation of luminance degradation,” IEEE/OSA Journal of Display 
Technology, vol. 3, no. 1, pp. 36-38, Mar. 2007. 
24. B. H. You, J. H. Lee, and M. K. Han, “Polarity balanced driving scheme to suppress 
the degradation of Vth in a-Si:H TFT due to the positive gate bias stress for 
AMOLED,” IEEE/OSA Journal of Display Technology, vol. 3, no. 1, pp. 40-44, 
Mar. 2007 
25. H, Kuma, Y, Jinde, M. Kawamura, H, Yamamoto, T. Arakane, K. Fukuoka, and C. 
Hosokawa, “Late-news paper: Highly efficient white OLED’s using RGB 
fluorescent materials,” Digest of Technical Papers – SID International Symposium, 
vol. 38, no. 2, pp. 1504-7, 2007. 
26. R. Pierret, Semiconductor Device Fundamentals, V1 1990 
27. S. Kishida, Y. Naruke, Y. Uchida, and M. Matsumura, “Theoretical analysis of 
amorphous-silicon field-effect-transistors,” Japanese Journal of Applied Physics, 
Part 1: Regular Papers & Short Notes & Review Papers, vol. 22, no. 3, pp. 511-17, 
Mar. 1983. 
28. S. Martin, C. S. Chiang, J. Y. Nahm, T. Li, J. Kanicki, and Y. Ugai, “Influence of 
the amorphous silicon thickness on top gate thin-film transistor electrical 
performances,” Japanese Journal of Applied Physics, Part 1: Regular Papers & 
Short Notes & Review Papers, vol. 40, no. 2A, pp. 530-537, Feb. 2001. 
29. W. S. Lee, G. W. Neudeck, J. Choi and S. Luan, “A model for the temperature-
dependent saturated ID-VD characteristics of an a-Si:H thin-film transistor,” IEEE 
Transaction on Electron Devices, vol. 38, pp. 2070-2075, Sep. 1991. 
30. N. Lustig, J. Kanicki, R. Wisnieff and J. Griffith, “Temperature dependent 
characteristics of hydrogenated amorphous silicon thin film transistors,” Amorphous 
Silicon Technology Symposium, pp. 267-271, 1988. 
31. P.G. LeComber and W.E. Spear, “Electronic transport in amorphous silicon films,” 
 133 
Physical Review Letters, vol. 25, no. 8, pp. 509-511, Aug. 1970. 
32. T. Tiedje, J.M. Cebulka, D.L. Morel, and B. Abeles, “Evidence for exponential 
band tails in amorphous silicon hydride,” Physical Review Letters,  vol. 46, no. 21, 
pp. 1425-1428, May 1981. 
33. J. M. Hvam and M.H. Brodsky, “Dispersive transport and recombination lifetime in 
phosphorus-doped hydrogenated amorphous silicon,” Physical Review Letters, vol. 
46, no. 21, pp. 371-374, May 1981. 
34. D. K. Sharma, K. L. Narasimhan, N. Periasamy, and D. R. Bapat, “Temperature 
dependence of the electron drift mobility in doped and undoped amorphous 
silicon,” Physical Review B - Condensed Matter, vol. 44, no. 23, pp. 12806-12808, 
Dec. 1991. 
35. C. Y. Chen Dissertation, “High Performance Hydrogenated Amorphous Silicon 
Thin-Film Transistor Structure,” Ph. D. dissertation, Dept. of Elect. Eng. and Comp. 
Sci., Univ. of Michigan, Ann Arbor, MI, 1997 
36. H. Chen., S. H. Tseng, and J. Gong, “Temperature-dependence of threshold voltage 
of n-MOSFETs with nonuniform substrate doping,” Solid-State Electronics, vol. 42, 
no. 10, pp. 1799-1805, Oct. 1998. 
37. F. P. Heiman and H. S. Miller, “Temperature dependence of n-type MOS 
transistors,” IEEE Transaction on Electron Devices, v ED-12, no. 3, pp. 142-147, 
Mar. 1965. 
38. A. Rolland, J. Richard, J. P. Kleider, and D. Mencaraglia, “Electrical properties of 
amorphous silicon transistors and MIS-devices: comparative study of top nitride 
and bottom nitride configurations,” Journal of Electrochemical Society, vol. 140, 
no. 12, pp. 3679-3683, Dec. 1993 
39. N. Lustig and J. Kanicki, “Gate dielectric and contact effects in hydrogenated 
amorphous silicon-silicon nitride thin-film transistors,” Journal of Applied Physics, 
vol. 65, no. 10, pp. 3951-3957, May 1989. 
40. C. Y. Chen and J. Kanicki, “High field-effect-mobility a-Si:H TFT based on high 
deposition-rate PECVD materials,” IEEE Electron Device Letters, vol. 17, no. 9, 
pp. 437-439, Sep. 1996. 
41. N. Apsley and H. P. Hughes, “Temperature and Field Dependence of Hopping 
Conduction in Disordered Systems,” Philosophical Magazine, vol. 30, no. 5, pp. 
963-972, Nov. 1974. 
 134 
42. K. S. Karim, A. Nathan, M. Hack, and W. I. Milne, “Drain-bias dependence of 
threshold voltage stability of amorphous silicon TFTs,” IEEE Electron Device 
Letters, vol. 25, no. 4, pp. 188-190, Apr. 2004. 
43. Y. He, R. Hattori, and J. Kanicki, “Four-thin film transistor pixel electrode circuits 
for active-matrix organic light-emitting displays,” Japanese Journal of Applied 
Physics, Part 1: Regular Papers & Short Notes & Review Papers, vol. 40, no. 3A, 
pp. 1199-208, Mar. 2001. 
44. Y. C. Lin, H. D. Shieh, C. C. Su, H. Lee, and J. Kanicki, “A novel current-scaling 
a-Si:H TFTs pixel electrode circuit for active-matrix organic light-emitting 
displays,” Digest of Technical Papers – SID International Symposium, vol. 36, no. 





Summary and Recommendation for Future Work 
 
7.1. Summary 
In this dissertation, we introduce the a-Si:H TFT with the advanced multi-layer 
structure.  This transistor consists of a specially tailored channel region that was designed 
specifically to meet the needs of the commercial production of flat-panel displays.  
Through a series of thorough investigation we have shown that our a-Si:H TFT exhibits a 
comparable electrical performance as those deposited at lower rates, and can be 
fabricated in short amount of time because of the rapid deposition of the PECVD films.  
A detailed fabrication procedure for this TFT has been presented.  For the tailoring of the 
amorphous silicon and silicon nitride films along the channel of the transistor, we show 
that the low-deposition-rate amorphous silicon film can be as thin as 300 Ǻ for the TFT 
to exhibit a field-effect mobility of 0.93 cm2 V-1 s-1, threshold voltage of 1 V, and 
subthreshold swing of 0.51 V/dec.  Reducing this film below 300 Ǻ degrades the field-
effect mobility and subthreshold swing, while increasing it beyond this thickness raises 
the transistor contact resistance without improving its electrical properties.  This 
demonstrates the fact that the fabrication of high performance a-Si:H TFTs can be 
achieved without compromising the display production throughput.  Only the PECVD 
films near the a-Si:H/a-SiNX:H interface need to possess high electronic quality for the 
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TFT to exhibit high field-effect mobility and low threshold voltage.  By using the multi-
layer structure, we can fabricate transistors with comparable electrical performance as 
those made with single layer structure, yet decreasing the PECVD deposition time by 
40%.   
We have studied the effects of the back channel etching depth and etchant on the 
electrical performance of our a-Si:H TFT.  It is necessary to etch approximately 800 Ǻ of 
the a-Si:H film in the back channel to reduce the off-current to an acceptable value.  The 
remaining a-Si:H film in the channel region can be as thin as 800 Ǻ without the TFT 
suffering any electrical degradation.  Dry etchant such as HBr+Cl2 should be used for the 
back channel etch process, because it shows a high selectivity over the gate insulator, a 
high anisotropy, acceptable selectivity between n+ a-Si:H and a-Si:H (~1.7:1), and most 
importantly, does not degrade the electrical performance of the TFT.  Another novel 
transistor structure, the recess contact TFT, has been introduced.  The recess contact TFT 
has an order of magnitude lower off-current than the conventional TFT, while 
maintaining similar electrical performance in the on-region of operation.  By replacing 
the conventional TFTs in a pixel electrode circuit of a flat-panel display with the recess 
contact TFTs, the switching transistor’s off current will be decreased, while the driving 
transistor’s on current will be unaffected.  Additionally, the reduction in gate and S/D 
overlap could also reduce the TFT’s parasitic capacitance, thus minimizing the error 
voltage of a high-resolution display.  
Lastly, we present the high temperature electrical performance and stability 
mechanisms of the a-Si:H TFT with the advanced multi-layer structure.  The mobility 
activation energy values in the linear and saturation regions of operation are 81.1 and 
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87.5 meV, respectively.  The drain current activation energy decreases from 120 to 75 
meV as the gate bias increases from 0 to 20 V.  These values are comparable to the 
traditional transistor’s activation energy values, which means that the electronic qualities 
of our a-Si:H TFT is similar to those deposited using the single step process.  Based on 
our investigation of the TFT’s high-temperature electrical stability, we have established 
that the main cause of threshold voltage degradation for this transistor structure is the 
presence of high electric field across the gate insulator.  Under a continuous current stress 
of 5.5 µA for 10,000 s at 353 K, the a-Si:H TFT (W/L=24/6) with the tailored channel 
suffers less than 4 V of threshold voltage shift.  This work demonstrates that the multi-
layer TFT presented in this work is stable enough to be used in the pixel electrode circuit 
of future AM-OLEDs.   
 
7.2. Recommendation for Future Work  
In order to further improve the proposed transistor structure, the thickness of the 
low-deposition-rate amorphous silicon nitride film can be varied to study its impact on 
the TFT electrical performance and stability.  We have fabricated devices with 500 Å of 
the aforementioned a-SiNX:H film for this work, yet it is possible that other thicknesses 
can produce transistors with better electrical characteristics and/or faster production 
throughput.  For the present work, amorphous silicon has been the material of choice for 
the fabrication of TFT.  To further improve the transistor’s performance, future 
researchers can consider using silicon-germanium alloys just for the active material in the 
channel region of the TFT, or throughout the entire thin-film.  For crystalline MOSFET, 
it has been shown that the addition of germanium to silicon can improve the transistor’s 
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mobility.  Amorphous silicon-germanium technology has already been included in the 
fabrication of photo-detector to improve its performance, and we expect that the TFT 
made with such alloy can have superior electrical performance than the pure amorphous 
silicon TFT.   
It would be interesting to investigate the dynamic electrical behavior of the a-Si:H 
TFT with recess contacts.  Presumably, the reduction of gate-to-drain and gate-to-source 
overlap caused by the recess etch process should reduce the parasitic capacitance during 
the dynamic operation of the amorphous silicon transistor.  Such reduction decreases the 
distortion voltage of high-resolution FPDs.  Lastly, we recommend future researchers to 
investigate the impact of the a-Si:H and a-SiNX:H film thicknesses on the TFT’s 
electrical stability.  
